JPH08293522A - 半導体装置の耐熱電極 - Google Patents

半導体装置の耐熱電極

Info

Publication number
JPH08293522A
JPH08293522A JP7098486A JP9848695A JPH08293522A JP H08293522 A JPH08293522 A JP H08293522A JP 7098486 A JP7098486 A JP 7098486A JP 9848695 A JP9848695 A JP 9848695A JP H08293522 A JPH08293522 A JP H08293522A
Authority
JP
Japan
Prior art keywords
thin film
heat
thickness
silicide
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP7098486A
Other languages
English (en)
Inventor
Eiji Kamiyama
栄治 神山
Kazuhiro Fusegawa
和宏 府瀬川
Teruzo Ito
輝三 伊藤
Yasuyoshi Tomiyama
能省 富山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHIKYU KANKYO SANGYO GIJUTSU
CHIKYU KANKYO SANGYO GIJUTSU KENKYU KIKO
Mitsubishi Materials Corp
Original Assignee
CHIKYU KANKYO SANGYO GIJUTSU
CHIKYU KANKYO SANGYO GIJUTSU KENKYU KIKO
Mitsubishi Materials Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHIKYU KANKYO SANGYO GIJUTSU, CHIKYU KANKYO SANGYO GIJUTSU KENKYU KIKO, Mitsubishi Materials Corp filed Critical CHIKYU KANKYO SANGYO GIJUTSU
Priority to JP7098486A priority Critical patent/JPH08293522A/ja
Publication of JPH08293522A publication Critical patent/JPH08293522A/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05073Single internal layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/0517Zirconium [Zr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05172Vanadium [V] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05181Tantalum [Ta] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/859Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving monitoring, e.g. feedback loop
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0104Zirconium [Zr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01072Hafnium [Hf]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049Nitrides composed of metals from groups of the periodic table
    • H01L2924/04955th Group
    • H01L2924/04953TaN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】 【目的】 150℃以上の高温に対して耐熱性があり、
Auパッド部の密着強度が高くAuパッド部に剥離現象
を生じず、しかもAuワイヤのボンディング性が良好な
半導体装置の耐熱電極を得る。 【構成】 半導体チップ11上に形成された高融点メタ
ルシリサイドからなる配線部15と、この配線部上に形
成されTiN,TaN,ZrN,VN又はHfNのいず
れかからなるバリアメタル層18と、このバリアメタル
層上に形成されTi,Ta,Zr,V又はHfの金属薄
膜21aと、この金属薄膜上に形成されたNi薄膜21
bと、このNi薄膜上に形成されたAuパッド部19と
を備える。

Description

【発明の詳細な説明】
【0001】
【産業上の利用分野】本発明は150℃以上の高温下で
使用され、特に200〜450℃程度の高温下で多用さ
れ、600℃の温度でも使用可能な半導体装置の耐熱電
極に関する。更に詳しくは耐熱性のあるAuパッド部に
より構成された端子電極となる半導体装置の耐熱電極に
関するものである。
【0002】
【従来の技術】この種の高温下で使用される半導体装置
では、例えば図7に示すようにSiCのような半導体チ
ップ1上にソース領域2aとドレイン領域2bを絶縁膜
(SiO2)3を挟んで形成した後、このソース領域2
a及びドレイン領域2b上にそれぞれソース電極及びド
レイン電極となる高融点メタルシリサイド(例えばWS
i)のような配線部4a,4bを設け、更に絶縁膜3上
にゲート電極となる高融点メタルシリサイド(例えばW
Si)のような配線部4cを設けることによりトランジ
スタ構造が形成される。この半導体装置5はチップ1を
ろう材5aを介してパッケージ本体6aに固定し、パッ
ケージ本体6aのAuめっき7aが施されたターミナル
ポスト7とチップ1の配線部4aとをAuワイヤ9aで
ボンディングした後、蓋6bで封止される。
【0003】本発明のような高温下で使用される半導体
装置5においては、この配線部4aとターミナルポスト
7とをAuワイヤ9aでボンディング接続するために、
配線部4a上にAuパッド部9を形成する必要がある。
しかし、配線部4aに直接Auパッド部9を形成して例
えば400℃の高温下で使用した場合には、Auの融点
(1064℃)に対してAu−Siの共晶点は363℃
とかなり低温であることから、Auパッド部9の主成分
であるAuがAuパッド部9と接触するメタルシリサイ
ドに含まれるSiと反応してメタルシリサイドに溶け込
み、配線部4aの耐熱性を低下させ、機械的強度も劣化
させてしまう。
【0004】この高温時のAuのメタルシリサイドへの
固溶を防ぐために、図8に示すように配線部4a上にT
iNのような耐熱性のあるバリアメタル層8を介してA
uパッド部9を積層し、その後Auワイヤ9aをAuパ
ッド部9とターミナルポスト7にボンディングして接続
することが試験的に行われている。
【0005】
【発明が解決しようとする課題】しかし、バリアメタル
層を構成するTiNのような窒化物(ナイトライド)は
Auに対する密着性が悪いという不具合があった。この
ため、メタルシリサイドの配線部上にバリアメタル層を
介してAuパッド部を形成した場合、このAuパッド部
にAuワイヤをボンディングした後にこのボンディング
ワイヤに外力が加わわったときにAuパッド部がバリア
メタル層から剥離する問題点があった。本発明の目的
は、150℃以上の高温に対して耐熱性があり、Auパ
ッド部の密着強度が高くAuパッド部に剥離現象を生じ
ず、しかもAuワイヤのボンディング性が良好な半導体
装置の耐熱電極を提供することにある。
【0006】
【課題を解決するための手段】図1(a)に示すよう
に、本発明の半導体装置の耐熱電極は、半導体チップ1
1上に形成された高融点メタルシリサイドからなる配線
部15と、この配線部15上に形成されたTiNからな
るバリアメタル層18と、このバリアメタル層18上に
形成されたTiからなる金属薄膜21aと、この金属薄
膜21a上に形成されたNi薄膜21bと、このNi薄
膜21b上に形成されたAuパッド部19とを備えたも
のである。
【0007】なお、本発明のバリアメタル層18はTi
Nが最適であるがこれに限らず、Auの高融点メタルシ
リサイドへの固溶を防止可能なバリア性を有するナイト
ライドであれば、TaN,ZrN,VN又はHfNのい
ずれかでもよい。また本発明の金属薄膜21aはTiN
に最適なTiに限らず、バリアメタル層の金属成分に相
応して、Ta,Zr,V又はHfのいずれかでもよい。
本発明の半導体チップ11はSiCから作られたチップ
が好ましいが、SiCに限らずGaAs,GaN,高温
動作用Si等の耐熱性のある半導体材料から作られたチ
ップでもよい。バリアメタル層18の膜厚t1の下限値
は、バリアメタル層のAuに対するバリア機能を考慮す
ると、300オングストローム以上であることが好まし
い。この膜厚t1の上限値は、バリアメタル層の熱膨張
係数と配線部の熱膨張係数との差に起因して、積層後の
温度変化に際して耐熱電極20のパッド部が剥離した
り、割れが発生しなければ特に制限されないが、200
0オングストローム以下であることが好ましい。金属薄
膜21aの膜厚t2及びNi薄膜21bの膜厚t3は、A
uパッド部19の密着強度を高めるためにそれぞれ20
オングストローム以上であることが好ましく、積層後高
温時にAuパッド部19のAu中にNiが溶け込む量を
抑制して、このAuパッド部へのAuワイヤのワイヤボ
ンディング特性を良好に保つために1000オングスト
ローム以下であることが好ましい。
【0008】特に、バリアメタル層18の膜厚t1は5
00オングストローム以上1500オングストローム以
下の範囲内にあることがより好ましく、金属薄膜21a
の膜厚t2は50オングストローム以上500オングス
トローム以下の範囲内にあることがより好ましく、Ni
薄膜21bの膜厚t3は50オングストローム以上50
0オングストローム以下の範囲内にあることがより好ま
しい。また高融点メタルシリサイドとしては、共晶温度
が950℃以上のケイ化タングステン、ケイ化チタン、
ケイ化コバルト、ケイ化ニッケル、ケイ化モリブデン、
ケイ化タンタル等が例示される。
【0009】また本発明の耐熱電極は、上記配線部1
5、バリアメタル層18、金属薄膜21a、Ni薄膜2
1b及びAuパッド部19の積層体のみの構成に限らず
に、この積層体を更に真空中又は不活性ガス中、500
〜900℃で熱処理を施すことにより、バリアメタル層
18、金属薄膜21a及びNi薄膜21bを、図6に示
すように300オングストローム以上2000オングス
トローム以下の厚さt4を有するTi,Ta,Zr,V
又はHfのいずれかとNiとの窒素含有の合金層21に
したものも含む。ここで厚さt4は上述した膜厚t1とt
2とt3を加えたものである。
【0010】
【作用】高融点メタルシリサイドの配線部とAuパッド
部との間に上記所定の膜厚のバリアメタル層と金属薄膜
とNi薄膜を介装させることにより積層体を形成し、必
要によりこの積層体を真空中又は不活性ガス中、500
〜900℃で1〜120分間熱処理すると、TiN,T
aN,ZrN,VN又はHfNのいずれかからなるバリ
アメタル層が配線部のメタルシリサイドと化学結合して
密着する。同時にTi,Ta,Zr,V又はHfのいず
れかの金属がバリアメタル層と密着する一方、Ni薄膜
のNiと合金層を形成する。この合金層中のNiにAu
パッド部のAuが程良く固溶するためAuパッド部がこ
の合金層に堅固に密着する。
【0011】
【実施例】次に、本発明の実施例を比較例とともに説明
する。 <実施例1〜9>図1(a)に示すように、先ずSiC
からなる半導体基板11上に0.5μm厚のSiO2
らなる絶縁膜14を介して0.5μm厚のWSiからな
る配線部15を形成した。次いでこの配線部15上に表
1に示される厚さ(単位:オングストローム)で窒化チ
タン(TiN)膜18、チタン(Ti)膜21a及びN
i膜21bをこの順に形成し、更にその上に1.0μm
厚のAuパッド部19を形成した。TiN膜18はター
ゲットとしてTiを用いてアルゴンに窒素を50%混合
したガス中で反応性スパッタリングを行うことにより成
膜し、Ti膜21aはターゲットとしてTiを用いてア
ルゴン100%の不活性ガス中でスパッタリングを行う
ことにより成膜した。またNi膜21bはターゲットと
してNiを用い、Auパッド部19はターゲットとして
Auを用いて、それぞれアルゴン100%の不活性ガス
中でスパッタリングを行うことにより成膜した。
【0012】<比較例1〜4>配線部15上に表1に示
される厚さで窒化チタン(TiN)膜18、チタン(T
i)膜21a及びNi膜21bを形成した以外は、実施
例1と同様にして耐熱電極を比較例毎に100個作製し
た。
【0013】<評価その1>図示しないが、実施例1〜
9及び比較例1〜4の耐熱電極を有する半導体基板をダ
イシングしてチップ化し、これらの半導体チップをAl
−Siのろう材を用いて真空中、650℃で10分間か
けてアルミナ基板にそれぞれ固定した。図1(b)に示
すように、実施例1〜9及び比較例1〜4のそれぞれに
ついて、耐熱電極20のAuパッド部19と別の耐熱電
極20’のAuパッド部19’の間を38μmφのAu
ワイヤ25で接続するために超音波によるワイヤボンデ
ィングを行った。耐熱電極20’は耐熱電極20と同様
に構成された。このボンディングしたAuワイヤ25の
中央に引張り試験機のフック26を掛けて0.25mm
/秒の速度で引上げた。ワイヤボンディング部の破壊は
実施例1〜9においてはいずれも引張り応力が9〜11
gfのときに起きた。一方比較例1〜4においては多少
のバラツキがあるものの、殆ど5gf以下の引張り応力
において破壊した。その破壊の形態を分類した結果を表
1に示す。表中、符号「A」はAuワイヤが付いたまま
Auパッド部が配線部から剥離する「膜剥離」の個数
を、符号「B」はワイヤがAuパッド部の接続箇所であ
るワイヤの付け根から切れる「ネック切れ」の個数を、
符号「C」はフックのところでワイヤが切れる「ワイヤ
切れ」の個数を、符号「D」はAuワイヤが実質的に耐
熱電極に接続していない「ボンディング不良」の個数を
それぞれ示す。
【0014】
【表1】
【0015】表1から明らかなように、Ni薄膜の膜厚
3が10オングストロームの比較例1の耐熱電極では
98%が膜剥離を引き起こし、Ni膜の膜厚t3が20
00オングストロームの比較例2の耐熱電極では74%
がボンディング不良を引き起こした。また金属薄膜であ
るTi膜の膜厚t2が10オングストロームの比較例3
の耐熱電極では97%が膜剥離を引き起こし、Ti膜の
膜厚t2が2000オングストロームの比較例4の耐熱
電極では66%がボンディング不良を引き起こした。こ
れに対して、各膜厚t1〜t3が本発明の範囲内にある実
施例1〜9の耐熱電極では85%以上がネック切れかワ
イヤ切れを引き起こした。このことから実施例1〜9の
耐熱電極ではAuパッド部の堅固な密着性とAuワイヤ
の良好なボンディング性が立証された。
【0016】<実施例10,11>図示しないが、複数
のSiチップ上に0.5μm厚のWSiからなる配線部
をそれぞれ形成し、この配線部上に1500オングスト
ローム厚のTiN膜と、100オングストローム厚のT
i膜と、100オングストローム厚のNi膜をこの順に
それぞれ形成し、更にその上に1.0μm厚のAuパッ
ド部をそれぞれ形成した。これらのサンプルの一部を実
施例10のサンプルEとした。これらのサンプルの残り
を真空中、650℃で10分間の熱処理した。このサン
プルを実施例11のサンプルFとした。
【0017】<比較例5,6>実施例10のNi膜の代
わりに100オングストローム厚のCu膜を形成し、A
uパッド部を0.2μmの厚さで形成した。それ以外は
実施例10と同様にしてサンプルを作製した。これらの
サンプルの一部を比較例5のサンプルGとした。これら
のサンプルの残りを実施例11と同様に熱処理して、こ
のサンプルを比較例6のサンプルHとした。
【0018】<評価その2>実施例10,11及び比較
例5,6のサンプルE〜Hについて、それぞれ表面分析
法であるオージェ分析法により耐熱電極の表面から深さ
方向の組成を調べた。その結果を図2〜図5に示す。こ
れらの図において、横軸はアルゴンガスのスパッタリン
グ時間を、縦軸は電子ビームにより検出される元素量で
あるオージェの信号強度をそれぞれ示す。CuはAuに
100%固溶する金属であるけれども、図4に示す比較
例5の熱処理前のサンプルGに比べて、図5に示す比較
例5の熱処理後のサンプルHではAuがWSiの配線部
中に拡散し、CuによりTiNのAuに対するバリア性
が低下していた。これに対してNiもAuに100%固
溶する金属であるにも拘わらず、図2に示す実施例10
の熱処理前のサンプルEに比べて、図3に示す実施例1
0の熱処理後のサンプルFではAuがWSiの配線部中
に拡散しておらず、TiNのAuに対するバリア性が保
たれていた。
【0019】
【発明の効果】以上述べたように、本発明によれば、高
融点メタルシリサイドの配線部上に所定の膜厚でTiN
等からなるバリアメタル層とTi等からなる金属薄膜と
Ni薄膜とを介してAuパッド部を形成することによ
り、150℃以上の高温に対して耐熱性があり、Auパ
ッド部の密着強度が高くAuパッド部に剥離現象を生じ
ず、しかもAuワイヤのボンディング性が良好な半導体
装置の耐熱電極を得ることができる。
【図面の簡単な説明】
【図1】(a)本発明実施例のワイヤボンディング前の
耐熱電極の断面図。 (b)本発明実施例のワイヤボンディング後の耐熱電極
の断面図。
【図2】実施例10の熱処理前の耐熱電極サンプルEの
オージェ分析結果を示す図。
【図3】実施例11の熱処理後の耐熱電極サンプルFの
オージェ分析結果を示す図。
【図4】比較例5の熱処理前の耐熱電極サンプルGのオ
ージェ分析結果を示す図。
【図5】比較例6の熱処理後の耐熱電極サンプルHのオ
ージェ分析結果を示す図。
【図6】本発明の別の耐熱電極の断面図。
【図7】金属薄膜とNi薄膜を介装することなく配線部
にAuパッド部を形成した耐熱電極の断面図。
【図8】金属薄膜とNi薄膜を介装することなく配線部
にAuパッド部を形成した別の耐熱電極の断面図。
【符号の説明】
11 半導体基板(半導体チップ) 15 高融点メタルシリサイドからなる配線部 18 バリアメタル層 19 Auパッド部 20 耐熱電極 21 合金層 21a 金属薄膜 21b Ni薄膜
─────────────────────────────────────────────────────
【手続補正書】
【提出日】平成7年6月27日
【手続補正1】
【補正対象書類名】図面
【補正対象項目名】図2
【補正方法】変更
【補正内容】
【図2】
───────────────────────────────────────────────────── フロントページの続き (72)発明者 伊藤 輝三 埼玉県大宮市北袋町1丁目297番地 三菱 マテリアル株式会社中央研究所内 (72)発明者 富山 能省 埼玉県大宮市北袋町1丁目297番地 三菱 マテリアル株式会社中央研究所内

Claims (5)

    【特許請求の範囲】
  1. 【請求項1】 半導体チップ(11)上に形成された高融点
    メタルシリサイドからなる配線部(15)と、 前記配線部(15)上に形成されTiN,TaN,ZrN,
    VN又はHfNのいずれかからなるバリアメタル層(18)
    と、 前記バリアメタル層(18)上に形成されTi,Ta,Z
    r,V又はHfのいずれかからなる金属薄膜(21a)と、 前記金属薄膜(21a)上に形成されたNi薄膜(21b)と、 前記Ni薄膜(21b)上に形成されたAuパッド部(19)と
    を備えた半導体装置の耐熱電極。
  2. 【請求項2】 バリアメタル層(18)の厚さ(t1)が300
    オングストローム以上2000オングストローム以下の
    範囲内にあって、金属薄膜(21a)の厚さ(t2)が20オン
    グストローム以上1000オングストローム以下の範囲
    内にあって、Ni薄膜(21b)の厚さ(t3)が20オングス
    トローム以上1000オングストローム以下の範囲内に
    ある請求項1記載の半導体装置の耐熱電極。
  3. 【請求項3】 バリアメタル層(18)の厚さ(t1)が500
    オングストローム以上1500オングストローム以下の
    範囲内にあって、金属薄膜(21a)の厚さ(t2)が50オン
    グストローム以上500オングストローム以下の範囲内
    にあって、Ni薄膜(21b)の厚さ(t3)が50オングスト
    ローム以上500オングストローム以下の範囲内にある
    請求項2記載の半導体装置の耐熱電極。
  4. 【請求項4】 半導体チップ(11)上に形成された高融点
    メタルシリサイドからなる配線部(15)と、 前記配線部(15)上に形成され300オングストローム以
    上2000オングストローム以下の厚さ(t4)を有するT
    i,Ta,Zr,V又はHfのいずれかとNiとの窒素
    含有の合金層(21)と、 前記合金層(21)上に形成されたAuパッド部(19)とを備
    えた半導体装置の耐熱電極。
  5. 【請求項5】 高融点メタルシリサイドがケイ化タング
    ステン、ケイ化チタン、ケイ化コバルト、ケイ化ニッケ
    ル、ケイ化モリブデン又はケイ化タンタルである請求項
    1ないし4いずれか記載の半導体装置の耐熱電極。
JP7098486A 1995-04-24 1995-04-24 半導体装置の耐熱電極 Withdrawn JPH08293522A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7098486A JPH08293522A (ja) 1995-04-24 1995-04-24 半導体装置の耐熱電極

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7098486A JPH08293522A (ja) 1995-04-24 1995-04-24 半導体装置の耐熱電極

Publications (1)

Publication Number Publication Date
JPH08293522A true JPH08293522A (ja) 1996-11-05

Family

ID=14220989

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7098486A Withdrawn JPH08293522A (ja) 1995-04-24 1995-04-24 半導体装置の耐熱電極

Country Status (1)

Country Link
JP (1) JPH08293522A (ja)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19741436A1 (de) * 1997-09-19 1998-12-17 Siemens Ag Halbleiterbauelement
JPH1126460A (ja) * 1997-07-03 1999-01-29 Nippon Telegr & Teleph Corp <Ntt> 半導体装置およびその製造方法
US6417568B1 (en) 1999-03-12 2002-07-09 Nec Corporation Semiconductor device
US7372163B2 (en) 2003-08-11 2008-05-13 Rohm Co., Ltd. Semiconductor device and production method therefor
US7572726B2 (en) 2003-09-18 2009-08-11 International Business Machines Corporation Method of forming a bond pad on an I/C chip and resulting structure
CN102337508A (zh) * 2011-10-24 2012-02-01 沈阳大学 一种氮化钛/氮化铝/镍纳米多层薄膜的制备方法
JP2012129480A (ja) * 2010-12-17 2012-07-05 Seiko Instruments Inc 電子部品およびその製造方法
JP2013243166A (ja) * 2012-05-17 2013-12-05 New Japan Radio Co Ltd 半導体装置及びその製造方法

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1126460A (ja) * 1997-07-03 1999-01-29 Nippon Telegr & Teleph Corp <Ntt> 半導体装置およびその製造方法
DE19741436A1 (de) * 1997-09-19 1998-12-17 Siemens Ag Halbleiterbauelement
US6417568B1 (en) 1999-03-12 2002-07-09 Nec Corporation Semiconductor device
US7372163B2 (en) 2003-08-11 2008-05-13 Rohm Co., Ltd. Semiconductor device and production method therefor
US7943506B2 (en) 2003-08-11 2011-05-17 Rohm Co., Ltd. Semiconductor device and production method therefor
US7572726B2 (en) 2003-09-18 2009-08-11 International Business Machines Corporation Method of forming a bond pad on an I/C chip and resulting structure
JP2012129480A (ja) * 2010-12-17 2012-07-05 Seiko Instruments Inc 電子部品およびその製造方法
CN102337508A (zh) * 2011-10-24 2012-02-01 沈阳大学 一种氮化钛/氮化铝/镍纳米多层薄膜的制备方法
JP2013243166A (ja) * 2012-05-17 2013-12-05 New Japan Radio Co Ltd 半導体装置及びその製造方法

Similar Documents

Publication Publication Date Title
US5654586A (en) Power semiconductor component having a buffer layer
JP2002076051A (ja) 半導体装置のボンディングパッド構造及びボンディング方法
JP2012084788A (ja) 高温半導体素子用平角状銀(Ag)クラッド銅リボン
JPH08293522A (ja) 半導体装置の耐熱電極
EP0880801B1 (en) DIE ATTACHED SiC AND DIE ATTACH PROCEDURE FOR SiC
US4513905A (en) Integrated circuit metallization technique
JP4537877B2 (ja) セラミックス配線基板とそれを用いた半導体装置
JPH0794633A (ja) 金属部材を接合したセラミック基板
JP2001127375A (ja) 光半導体素子搭載用サブマウント
GB2103420A (en) Gold-plated package for semiconductor devices
JPH10233408A (ja) 金属接合構造及び半導体装置
JP3284055B2 (ja) 半導体素子、半導体装置、および半導体装置の検査方法
JPH06314722A (ja) 半導体装置
JPH0570252A (ja) ろう接用合金
JP3542867B2 (ja) 半導体装置
JPH1167812A (ja) 半導体素子用金銀合金細線
WO2012005073A1 (ja) 半導体装置、半導体パッケージ及びそれらの製造方法
JP2003335585A (ja) 活性金属法によるセラミックスの接合方法
JPH0922922A (ja) SiC上のPt電極への配線構造
JP3373701B2 (ja) 半導体素子、半導体装置およびその製造方法
JP4104506B2 (ja) 半導体装置の製造方法
JP2556084B2 (ja) 半導体装置用のCu合金極細線
JPH0555296A (ja) 半導体装置
JPH06321647A (ja) セラミックスとニッケルとの接合方法
JP2020102504A (ja) パワーモジュール

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20020702