JPH06260538A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH06260538A
JPH06260538A JP4763393A JP4763393A JPH06260538A JP H06260538 A JPH06260538 A JP H06260538A JP 4763393 A JP4763393 A JP 4763393A JP 4763393 A JP4763393 A JP 4763393A JP H06260538 A JPH06260538 A JP H06260538A
Authority
JP
Japan
Prior art keywords
semiconductor device
metal chip
metal
base substrate
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP4763393A
Other languages
English (en)
Inventor
Isao Komatsu
功 小松
Yoshikatsu Kuroda
能克 黒田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Heavy Industries Ltd
Original Assignee
Mitsubishi Heavy Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Heavy Industries Ltd filed Critical Mitsubishi Heavy Industries Ltd
Priority to JP4763393A priority Critical patent/JPH06260538A/ja
Publication of JPH06260538A publication Critical patent/JPH06260538A/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48491Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]

Abstract

(57)【要約】 (修正有) 【目的】 例えば航空宇宙用製品の電子機器等に適用さ
れる半導体装置において、ウェッジボンディングするに
際し、金属ベース基板の絶縁層を破壊せず、パターン抵
抗を小さくする。 【構成】 回路基板である金属ベース13にはんだ24
を介して金属チップ23を接合すると共に、該金属チッ
プ23上面にアルミニウム(Al)ワイヤ15をウェッ
ジボンディングしてなる。

Description

【発明の詳細な説明】
【0001】
【産業上の利用分野】本発明は、例えば航空宇宙用製品
の電子機器等に適用される半導体装置に関する。
【0002】
【従来の技術】従来の半導体装置の配線においては、図
6に示すように、ベース基板11と絶縁層12とからな
る金属ベース基板13の絶縁層12側には、導体層14
が設けられており、この導体層14の表面に、アルミニ
ウム製のワイヤ(以下、「Alワイヤ」という)15を
直接ウェッジボンディング(超音波接合)していた。
【0003】
【発明が解決しようとする課題】ところで、Alワイヤ
15はウェッジボンディングにより接合されるが、その
際、金属ベース基板13を構成する絶縁層12を壊し、
ベース基板11と導体層14とが導通することがあると
いう問題がある。また、導体層14のパターン抵抗が大
きくなり、損失が大きくなるという問題がある。
【0004】本発明は、上記問題に鑑み、ウェッジボン
ディングするに際し、金属ベース基板の絶縁層を破壊せ
ず、パターン抵抗を小さくした半導体装置を提供するこ
とを目的とする。
【0005】
【課題を解決するための手段】前記目的を達成する本発
明に係る半導体装置は、回路基板に金属チップを接合す
ると共に、該金属チップ上面にアルミニウム(Al)ワ
イヤをウェッジボンディングしてなることを特徴とす
る。
【0006】
【作用】金属ベース基板上に金属チップを実装し、金属
チップにAlワイヤをウェッジボンディングしたことに
より、ウェッジボンディングの際、絶縁層を壊すことが
なくなった。さらに金属チップの抵抗が小さいためパタ
ーン抵抗を小さくするとができる。
【0007】
【実施例】以下、本発明に係る好適な一実施例を図面を
参照して説明する。
【0008】(実施例1)図1は本実施例に係る半導体
装置の断面図を示す。同図中、符号13はベース基板1
1と絶縁層12とからなる金属ベース基板を図示し、例
えばCuWをベース基板11としてその表面にAl2
3 等の絶縁層12を一様に形成したものである。符号1
4は、絶縁層12の表面にAg等の金属を蒸着させた導
体層を図示し、ここにNiメッキ21及びAuメッキ2
2された例えばCuWの金属チップ23がはんだ24に
よってはんだ付けされる。この金属チップ23の上面に
Alワイヤ15を2本以上ウェッジボンディングして、
半導体装置を構成している。
【0009】このようにAlワイヤ15を金属チップ2
3上面にウェッジボンディングすることにより、金属ベ
ース基板13の表面の絶縁層12を壊すことがなくな
る。加えて電流が導体層14より厚い金属チップ23を
流れるため、Alワイヤ15間の抵抗を小さくすること
ができる。また、この際、Alワイヤ間のパターン抵抗
を測定したところ、1桁以上小さくすることができた
(Alワイヤ間が3mm離れている場合、Agパターン抵
抗2.4×10-2[Ω]に対し、金属チップ(CuW)抵
抗1.7×10-4[Ω])。
【0010】(実施例2)また図2に示すように、Cu
を金属チップ23としてCuを使用した場合は、金属チ
ップ23のNiメッキ21及びAuメッキ22は必要な
く、絶縁層12の保護効果は実施例1と全く同様であっ
た。
【0011】(実施例3)また図3に示されるように、
金属ベース基板13上の導体層14に導電性接着剤24
を使用して例えばAl等の金属チップ23を接合する場
合も、金属チップ23にNiメッキ21及びAuメッキ
22は必要なく、絶縁層12の保護効果は実施例1と同
様であった。
【0012】(実施例4)図4に示されるように、Al
ワイヤ15を1本で配線した場合でも、絶縁層12の保
護効果は実施例1と同様であった。
【0013】(実施例5)さらに図5に示されるよう
に、金属ベース基板13の絶縁層12に非導電性接着剤
25を使用して例えばAl等の金属チップ23を接合す
れば、導体層14が不用となる。
【0014】
【発明の効果】以上、実施例と述べたように本発明に係
る半導体装置は、Alワイヤをウェッジボンディングす
る際に金属ベース基板の絶縁層を壊すことがなく、ベー
ス基板と導体層との導通が無くなった。
【図面の簡単な説明】
【図1】本発明の第1実施例に係る製品の断面図であ
る。
【図2】本発明の第2実施例に係る製品の断面図であ
る。
【図3】本発明の第3実施例に係る製品の断面図であ
る。
【図4】本発明の第4実施例に係る製品の断面図であ
る。
【図5】本発明の第5実施例に係る製品の断面図であ
る。
【図6】従来の製品を示す断面図である。
【符号の説明】
11 ベース基板 12 絶縁層 13 金属ベース 14 導体層 15 Alワイヤ 21 Niメッキ 22 Auメッキ 23 金属チップ 24 はんだ 25 非導電性接着剤

Claims (5)

    【特許請求の範囲】
  1. 【請求項1】 回路基板に金属チップを接合すると共
    に、該金属チップ上面にアルミニウム(Al)ワイヤを
    ウェッジボンディングしてなることを特徴とする半導体
    装置。
  2. 【請求項2】 請求項1の半導体装置において、前記回
    路基板のベース基板がCuW材料、Ti材料の少なくと
    も1つよりなることを特徴とする半導体装置。
  3. 【請求項3】 請求項1の半導体装置において、前記金
    属チップがCuW材料、Cu材料、Al材料の少なくと
    も1つよりなることを特徴とする半導体装置。
  4. 【請求項4】 請求項1の半導体装置において、前記金
    属チップの接合材料が、導電性,非導電性接着剤,はん
    だの少なくとも1つよりなることを特徴とする半導体装
    置。
  5. 【請求項5】 請求項1の半導体装置において、前記金
    属チップ表面にNi及びAuをメッキすることを特徴と
    する半導体装置。
JP4763393A 1993-03-09 1993-03-09 半導体装置 Withdrawn JPH06260538A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4763393A JPH06260538A (ja) 1993-03-09 1993-03-09 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4763393A JPH06260538A (ja) 1993-03-09 1993-03-09 半導体装置

Publications (1)

Publication Number Publication Date
JPH06260538A true JPH06260538A (ja) 1994-09-16

Family

ID=12780637

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4763393A Withdrawn JPH06260538A (ja) 1993-03-09 1993-03-09 半導体装置

Country Status (1)

Country Link
JP (1) JPH06260538A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100873420B1 (ko) * 2002-09-10 2008-12-11 페어차일드코리아반도체 주식회사 서로 다른 와이어 본딩이 가능한 인쇄 회로 기판 및 이를채용한 반도체 전력용 모듈
WO2012076259A1 (de) * 2010-12-06 2012-06-14 Robert Bosch Gmbh Halbleiterbauelement mit erhöhter stabilität gegenüber thermomechanischen einflüssen sowie verfahren zur kontaktierung eines halbleiters
KR20130129066A (ko) 2012-05-17 2013-11-27 신니혼무센 가부시키가이샤 반도체 장치 및 그 제조 방법

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100873420B1 (ko) * 2002-09-10 2008-12-11 페어차일드코리아반도체 주식회사 서로 다른 와이어 본딩이 가능한 인쇄 회로 기판 및 이를채용한 반도체 전력용 모듈
WO2012076259A1 (de) * 2010-12-06 2012-06-14 Robert Bosch Gmbh Halbleiterbauelement mit erhöhter stabilität gegenüber thermomechanischen einflüssen sowie verfahren zur kontaktierung eines halbleiters
KR20130129066A (ko) 2012-05-17 2013-11-27 신니혼무센 가부시키가이샤 반도체 장치 및 그 제조 방법
DE102012221025A1 (de) 2012-05-17 2013-12-05 New Japan Radio Co. Ltd. Halbleitereinrichtung und Herstellungsverfahren derselben
US9245954B2 (en) 2012-05-17 2016-01-26 New Japan Radio Co., Ltd. Semiconductor device and production method thereof
DE102012221025B4 (de) 2012-05-17 2021-10-14 New Japan Radio Co. Ltd. Halbleitereinrichtung und Herstellungsverfahren derselben

Similar Documents

Publication Publication Date Title
US6101098A (en) Structure and method for mounting an electric part
JPH06260538A (ja) 半導体装置
US5650665A (en) Hybrid integrated circuit device including circuit patterns of different conductivity and circuit elements mounted on an insulating substrate
JP2830221B2 (ja) ハイブリッド集積回路のマウント構造
JP2974840B2 (ja) 半導体素子の実装方法
JPH104167A (ja) 半導体装置
JP2640009B2 (ja) 金属基板の層間接続方法
JP2867737B2 (ja) 混成集積回路
JP2784209B2 (ja) 半導体装置
JP2000133745A (ja) 半導体装置
JP2953893B2 (ja) プリント基板ジャンパー配線方法及びジャンパー配線用射出成形プリント基板
JP3403221B2 (ja) 配線基板付リードフレーム
JP2879503B2 (ja) 面実装型電子回路装置
JP2771567B2 (ja) 混成集積回路
JP2822446B2 (ja) 混成集積回路装置
JPH0341475Y2 (ja)
JPH03218060A (ja) インバータ装置
JP2905610B2 (ja) プリント配線板への端子の接続法
JPS6056307B2 (ja) 半導体装置
JPH0414852A (ja) 半導体装置
JP2556044Y2 (ja) 電子素子搭載基板
JPH0436115Y2 (ja)
JPH0629646A (ja) ハイブリッド集積回路
JPS6225444A (ja) 連続配線基板
JPH0131689B2 (ja)

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20000509