JP5925507B2 - データ照合装置、照合方法及びそれを用いた安全保安システム - Google Patents

データ照合装置、照合方法及びそれを用いた安全保安システム Download PDF

Info

Publication number
JP5925507B2
JP5925507B2 JP2012024235A JP2012024235A JP5925507B2 JP 5925507 B2 JP5925507 B2 JP 5925507B2 JP 2012024235 A JP2012024235 A JP 2012024235A JP 2012024235 A JP2012024235 A JP 2012024235A JP 5925507 B2 JP5925507 B2 JP 5925507B2
Authority
JP
Japan
Prior art keywords
data
synchronization
signal
circuit
cpus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2012024235A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013161354A5 (enExample
JP2013161354A (ja
Inventor
勝田　敬一
敬一 勝田
景示 前川
景示 前川
柴田　直樹
直樹 柴田
健二 今本
健二 今本
金川　信康
信康 金川
悌 渡部
渡部　　悌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2012024235A priority Critical patent/JP5925507B2/ja
Priority to CN201310043788.XA priority patent/CN103257647B/zh
Priority to EP13154229.2A priority patent/EP2626787B1/en
Priority to BR102013003024-4A priority patent/BR102013003024B1/pt
Publication of JP2013161354A publication Critical patent/JP2013161354A/ja
Publication of JP2013161354A5 publication Critical patent/JP2013161354A5/ja
Application granted granted Critical
Publication of JP5925507B2 publication Critical patent/JP5925507B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP2012024235A 2012-02-07 2012-02-07 データ照合装置、照合方法及びそれを用いた安全保安システム Expired - Fee Related JP5925507B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2012024235A JP5925507B2 (ja) 2012-02-07 2012-02-07 データ照合装置、照合方法及びそれを用いた安全保安システム
CN201310043788.XA CN103257647B (zh) 2012-02-07 2013-02-04 数据对照装置、对照方法以及利用其的安全保安系统
EP13154229.2A EP2626787B1 (en) 2012-02-07 2013-02-06 Data comparison apparatus, data comparison method and safety system using the same
BR102013003024-4A BR102013003024B1 (pt) 2012-02-07 2013-02-07 aparelho de comparação de dados, sistema de segurança e método de comparação de dados

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012024235A JP5925507B2 (ja) 2012-02-07 2012-02-07 データ照合装置、照合方法及びそれを用いた安全保安システム

Publications (3)

Publication Number Publication Date
JP2013161354A JP2013161354A (ja) 2013-08-19
JP2013161354A5 JP2013161354A5 (enExample) 2014-09-18
JP5925507B2 true JP5925507B2 (ja) 2016-05-25

Family

ID=47740816

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012024235A Expired - Fee Related JP5925507B2 (ja) 2012-02-07 2012-02-07 データ照合装置、照合方法及びそれを用いた安全保安システム

Country Status (4)

Country Link
EP (1) EP2626787B1 (enExample)
JP (1) JP5925507B2 (enExample)
CN (1) CN103257647B (enExample)
BR (1) BR102013003024B1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6280359B2 (ja) * 2013-12-17 2018-02-14 株式会社東芝 プログラマブルコントローラ
JP6407836B2 (ja) * 2015-10-29 2018-10-17 株式会社京三製作所 適応データ出力装置
CN107943629A (zh) * 2017-11-20 2018-04-20 英业达科技有限公司 计算机装置及其控制方法
CN108712242B (zh) * 2018-04-26 2020-10-30 烽火通信科技股份有限公司 分组设备内提升信令处理能力的系统及方法
CN110175091B (zh) * 2018-12-11 2023-06-23 中国航空工业集团公司西安航空计算技术研究所 一种Lockstep架构下的节点间信号同步方法、装置及电路

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4696019A (en) * 1984-09-19 1987-09-22 United Technologies Corporation Multi-channel clock synchronizer
JP2561181B2 (ja) 1991-05-13 1996-12-04 財団法人鉄道総合技術研究所 クロック同期形２重系回路
EP0653708B1 (en) * 1993-10-15 2000-08-16 Hitachi, Ltd. Logic circuit having error detection function, redundant resource management method, and fault tolerant system using it
JPH08297588A (ja) * 1995-04-25 1996-11-12 Fujitsu Ltd 二重照合装置
JPH09288150A (ja) * 1996-04-24 1997-11-04 Hitachi Ltd 誤り検出方法，論理回路およびフォールトトレラントシステム
JP2001197052A (ja) * 2000-01-13 2001-07-19 Nec Corp フレーム同期検出回路
JP4137387B2 (ja) * 2001-01-11 2008-08-20 三菱電機株式会社 フェールセーフコンピュータシステム
DE102004038590A1 (de) * 2004-08-06 2006-03-16 Robert Bosch Gmbh Verfahren zur Verzögerung von Zugriffen auf Daten und/oder Befehle eines Zweirechnersystems sowie entsprechende Verzögerungseinheit
JP4330146B2 (ja) * 2004-08-19 2009-09-16 Ｎｅｃエンジニアリング株式会社 スキュー調整回路
JP2009094891A (ja) * 2007-10-10 2009-04-30 Toshiba Corp 半導体集積回路装置及びパターン検出方法
US8058916B2 (en) * 2010-04-15 2011-11-15 Xilinx, Inc. Lockstep synchronization and maintenance

Also Published As

Publication number Publication date
EP2626787B1 (en) 2014-09-03
EP2626787A1 (en) 2013-08-14
CN103257647B (zh) 2015-09-02
CN103257647A (zh) 2013-08-21
BR102013003024B1 (pt) 2020-12-08
BR102013003024A2 (pt) 2015-06-23
JP2013161354A (ja) 2013-08-19

Similar Documents

Publication Publication Date Title
JP5925507B2 (ja) データ照合装置、照合方法及びそれを用いた安全保安システム
US11080158B2 (en) Microcontroller and method for modifying a transmission signal
CN106796541B (zh) 数据处理装置
US7882474B2 (en) Testing phase error of multiple on-die clocks
US9594715B2 (en) Integrated circuit devices, systems and methods having automatic configurable mapping of input and/or output data connections
US10401419B2 (en) Failure detection circuit, failure detection system and failure detection method
JP2013161354A5 (enExample)
EP3761508A2 (en) Immediate fail detect clock domain crossing synchronizer
US9251379B2 (en) Clock signal synchronization and disturbance detector
JP2008005503A (ja) 電磁干渉を減少させる方法及びクロック管理回路、（コヒーレントな周波数クロックの生成及びノンコヒーレントな位相を用いるスペクトル管理）
US6604203B1 (en) Arrangement and method for self-synchronization data to a local clock
US11138054B2 (en) Clock fractional divider module, image and/or video processing module, and apparatus
CN103675514B (zh) 逻辑电路以及采用了该逻辑电路的控制装置
JP6109090B2 (ja) シリアル通信装置
CN110175091B (zh) 一种Lockstep架构下的节点间信号同步方法、装置及电路
KR20200030981A (ko) 고장 감내 동작을 제공하기 위한 인터페이스 회로 및 그것을 포함하는 고장 감내 시스템
US8908782B2 (en) Method and apparatus for checking asynchronous transmission of control signals
Azidehak et al. Resilient two dimensional redundancy based fault-tolerant controller array for modular multi-level converters
JPH04306917A (ja) クロック分配装置
JP5604799B2 (ja) フォールトトレラントコンピュータ
US8270557B2 (en) Integrated circuit and method for driving the same
US20170248655A1 (en) Microcontroller and method for testing a microcontroller
JP2011191893A (ja) 分割搭載した論理回路の論理検証装置
Weigong et al. A Novel Time Synchronization Method for Dynamic Reconfigurable Bus

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140806

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140806

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150702

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150714

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150911

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20151117

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160215

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20160222

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160419

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160420

R150 Certificate of patent or registration of utility model

Ref document number: 5925507

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees