JP2013161354A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2013161354A5 JP2013161354A5 JP2012024235A JP2012024235A JP2013161354A5 JP 2013161354 A5 JP2013161354 A5 JP 2013161354A5 JP 2012024235 A JP2012024235 A JP 2012024235A JP 2012024235 A JP2012024235 A JP 2012024235A JP 2013161354 A5 JP2013161354 A5 JP 2013161354A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- cpus
- synchronization
- security system
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000006870 function Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012024235A JP5925507B2 (ja) | 2012-02-07 | 2012-02-07 | データ照合装置、照合方法及びそれを用いた安全保安システム |
| CN201310043788.XA CN103257647B (zh) | 2012-02-07 | 2013-02-04 | 数据对照装置、对照方法以及利用其的安全保安系统 |
| EP13154229.2A EP2626787B1 (en) | 2012-02-07 | 2013-02-06 | Data comparison apparatus, data comparison method and safety system using the same |
| BR102013003024-4A BR102013003024B1 (pt) | 2012-02-07 | 2013-02-07 | aparelho de comparação de dados, sistema de segurança e método de comparação de dados |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012024235A JP5925507B2 (ja) | 2012-02-07 | 2012-02-07 | データ照合装置、照合方法及びそれを用いた安全保安システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013161354A JP2013161354A (ja) | 2013-08-19 |
| JP2013161354A5 true JP2013161354A5 (enExample) | 2014-09-18 |
| JP5925507B2 JP5925507B2 (ja) | 2016-05-25 |
Family
ID=47740816
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012024235A Expired - Fee Related JP5925507B2 (ja) | 2012-02-07 | 2012-02-07 | データ照合装置、照合方法及びそれを用いた安全保安システム |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP2626787B1 (enExample) |
| JP (1) | JP5925507B2 (enExample) |
| CN (1) | CN103257647B (enExample) |
| BR (1) | BR102013003024B1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6280359B2 (ja) * | 2013-12-17 | 2018-02-14 | 株式会社東芝 | プログラマブルコントローラ |
| JP6407836B2 (ja) * | 2015-10-29 | 2018-10-17 | 株式会社京三製作所 | 適応データ出力装置 |
| CN107943629A (zh) * | 2017-11-20 | 2018-04-20 | 英业达科技有限公司 | 计算机装置及其控制方法 |
| CN108712242B (zh) * | 2018-04-26 | 2020-10-30 | 烽火通信科技股份有限公司 | 分组设备内提升信令处理能力的系统及方法 |
| CN110175091B (zh) * | 2018-12-11 | 2023-06-23 | 中国航空工业集团公司西安航空计算技术研究所 | 一种Lockstep架构下的节点间信号同步方法、装置及电路 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4696019A (en) * | 1984-09-19 | 1987-09-22 | United Technologies Corporation | Multi-channel clock synchronizer |
| JP2561181B2 (ja) | 1991-05-13 | 1996-12-04 | 財団法人鉄道総合技術研究所 | クロック同期形2重系回路 |
| EP0653708B1 (en) * | 1993-10-15 | 2000-08-16 | Hitachi, Ltd. | Logic circuit having error detection function, redundant resource management method, and fault tolerant system using it |
| JPH08297588A (ja) * | 1995-04-25 | 1996-11-12 | Fujitsu Ltd | 二重照合装置 |
| JPH09288150A (ja) * | 1996-04-24 | 1997-11-04 | Hitachi Ltd | 誤り検出方法,論理回路およびフォールトトレラントシステム |
| JP2001197052A (ja) * | 2000-01-13 | 2001-07-19 | Nec Corp | フレーム同期検出回路 |
| JP4137387B2 (ja) * | 2001-01-11 | 2008-08-20 | 三菱電機株式会社 | フェールセーフコンピュータシステム |
| DE102004038590A1 (de) * | 2004-08-06 | 2006-03-16 | Robert Bosch Gmbh | Verfahren zur Verzögerung von Zugriffen auf Daten und/oder Befehle eines Zweirechnersystems sowie entsprechende Verzögerungseinheit |
| JP4330146B2 (ja) * | 2004-08-19 | 2009-09-16 | Necエンジニアリング株式会社 | スキュー調整回路 |
| JP2009094891A (ja) * | 2007-10-10 | 2009-04-30 | Toshiba Corp | 半導体集積回路装置及びパターン検出方法 |
| US8058916B2 (en) * | 2010-04-15 | 2011-11-15 | Xilinx, Inc. | Lockstep synchronization and maintenance |
-
2012
- 2012-02-07 JP JP2012024235A patent/JP5925507B2/ja not_active Expired - Fee Related
-
2013
- 2013-02-04 CN CN201310043788.XA patent/CN103257647B/zh not_active Expired - Fee Related
- 2013-02-06 EP EP13154229.2A patent/EP2626787B1/en not_active Not-in-force
- 2013-02-07 BR BR102013003024-4A patent/BR102013003024B1/pt not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2013161354A5 (enExample) | ||
| PH12019501943A1 (en) | Business verification method and apparatus | |
| JP5335772B2 (ja) | Usbベースの同期およびタイミングシステム | |
| ATE511149T1 (de) | Effiziente anwendungsidentifizierung mit netzwerkgeräten | |
| EP3043477A3 (en) | Apparatus and methods for clock and data recovery | |
| BR112016015416A2 (pt) | Aparelho, método, e sistema para a geração de uma assinatura digital | |
| WO2014182787A3 (en) | Systems and methods for high fidelity multi-modal out-of-band biometric authentication | |
| ATE556503T1 (de) | Taktrückgewinnungsvorrichtung und elektronische ausrüstung | |
| WO2014194321A3 (en) | Method and apparatus for browsing information | |
| EP4235362A3 (en) | Interface system | |
| JP5925507B2 (ja) | データ照合装置、照合方法及びそれを用いた安全保安システム | |
| WO2009014182A1 (ja) | データ転送装置およびデータ転送方法 | |
| WO2011126614A3 (en) | Apparatus and method to compensate for injection locking | |
| WO2017001603A3 (de) | Vorrichtung zur erzeugung mehrerer takt- oder hochfrequenzsignale | |
| MX2018010767A (es) | Metodo de transmision y comprobacion de la validez de datos de configuracion en sistema electronico y sistema electronico y producto de programa de computadora asociados. | |
| US20150207617A1 (en) | Reception circuit and communication system | |
| JP2016224089A5 (enExample) | ||
| JP2015015540A5 (enExample) | ||
| US10782155B2 (en) | Angle detection apparatus and integrated circuit | |
| US8755236B2 (en) | Latch system applied to a plurality of banks of a memory circuit | |
| JP5383856B2 (ja) | 送信回路 | |
| RU2618941C2 (ru) | Коррелятор | |
| US9306746B2 (en) | Randomizing current injection circuit to obscure gate noise for added security | |
| JP5243499B2 (ja) | 宇宙機器の同期化システム及びこれに用いる宇宙機器 | |
| TW200735612A (en) | Method and apparatus for 0/180 degree phase detector |