JP5921090B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP5921090B2
JP5921090B2 JP2011123179A JP2011123179A JP5921090B2 JP 5921090 B2 JP5921090 B2 JP 5921090B2 JP 2011123179 A JP2011123179 A JP 2011123179A JP 2011123179 A JP2011123179 A JP 2011123179A JP 5921090 B2 JP5921090 B2 JP 5921090B2
Authority
JP
Japan
Prior art keywords
wall member
wiring board
height direction
wall
protective
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011123179A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012253117A5 (https=
JP2012253117A (ja
Inventor
有矢 岡田
有矢 岡田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2011123179A priority Critical patent/JP5921090B2/ja
Priority to PCT/JP2012/064348 priority patent/WO2012165647A1/en
Priority to US14/116,791 priority patent/US9275949B2/en
Publication of JP2012253117A publication Critical patent/JP2012253117A/ja
Publication of JP2012253117A5 publication Critical patent/JP2012253117A5/ja
Application granted granted Critical
Publication of JP5921090B2 publication Critical patent/JP5921090B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Solid State Image Pick-Up Elements (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP2011123179A 2011-06-01 2011-06-01 半導体装置 Expired - Fee Related JP5921090B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2011123179A JP5921090B2 (ja) 2011-06-01 2011-06-01 半導体装置
PCT/JP2012/064348 WO2012165647A1 (en) 2011-06-01 2012-05-29 Semiconductor device
US14/116,791 US9275949B2 (en) 2011-06-01 2012-05-29 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011123179A JP5921090B2 (ja) 2011-06-01 2011-06-01 半導体装置

Publications (3)

Publication Number Publication Date
JP2012253117A JP2012253117A (ja) 2012-12-20
JP2012253117A5 JP2012253117A5 (https=) 2014-07-17
JP5921090B2 true JP5921090B2 (ja) 2016-05-24

Family

ID=47525683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011123179A Expired - Fee Related JP5921090B2 (ja) 2011-06-01 2011-06-01 半導体装置

Country Status (1)

Country Link
JP (1) JP5921090B2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021167813A (ja) * 2020-04-09 2021-10-21 伊諾司生技股▲ふん▼有限公司 キャビティを備えるセンサ

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2025173315A1 (ja) * 2024-02-14 2025-08-21 ソニーセミコンダクタソリューションズ株式会社 電子モジュール、電子モジュールの制御システムおよび撮像装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03169052A (ja) * 1989-11-29 1991-07-22 Hitachi Ltd パッケージ
JP2004119881A (ja) * 2002-09-27 2004-04-15 Sony Corp 半導体装置及びその製造方法
JP4148932B2 (ja) * 2004-08-31 2008-09-10 シャープ株式会社 半導体装置、半導体モジュール及び半導体装置の製造方法
JP2009043893A (ja) * 2007-08-08 2009-02-26 Fujikura Ltd 半導体パッケージ及びその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021167813A (ja) * 2020-04-09 2021-10-21 伊諾司生技股▲ふん▼有限公司 キャビティを備えるセンサ
JP7133061B2 (ja) 2020-04-09 2022-09-07 アイノス インコーポレイテッド キャビティを備えるセンサ

Also Published As

Publication number Publication date
JP2012253117A (ja) 2012-12-20

Similar Documents

Publication Publication Date Title
US9275949B2 (en) Semiconductor device
US8441121B2 (en) Package carrier and manufacturing method thereof
JP6105087B2 (ja) Ｍｅｍｓ部品を有するオーバーモールドされたデバイスおよび製造方法
CN111446217A (zh) 半导体装置
JP2012069851A (ja) 固体撮像装置の製造方法及び固体撮像装置
US6784534B1 (en) Thin integrated circuit package having an optically transparent window
JP2012004166A (ja) 配線基板、配線基板組立体及び半導体装置
JP2014017334A (ja) 半導体装置およびその製造方法、ならびにカメラ
JP4315833B2 (ja) 回路装置
JP5921090B2 (ja) 半導体装置
JP6110673B2 (ja) 光センサ装置
TW201917838A (zh) 半導體封裝器件及其製造方法
JP4942671B2 (ja) 半導体装置およびその製造方法
JP2016115711A (ja) 半導体パッケージ及びその製造方法
US20080061313A1 (en) Photosensitive chip package
KR102373809B1 (ko) 패키지 구조체 및 그 제조 방법
JP2018006724A (ja) 配線基板
JP2007305761A (ja) 半導体装置
KR20150006727A (ko) 유기 발광 표시 장치 및 그 제조방법
JP7025153B2 (ja) 中空パッケージ用容器、半導体素子パッケージおよびその製造方法
JP2006245090A (ja) 半導体用パッケージ及びその製造方法
JP2018018910A (ja) 配線基板
JP5825854B2 (ja) 半導体装置
JP2008198701A (ja) 半導体装置および電子機器
JP6673773B2 (ja) 配線基板

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20130228

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140602

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140602

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150915

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151112

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160315

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160412

R151 Written notification of patent or utility model registration

Ref document number: 5921090

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

LAPS Cancellation because of no payment of annual fees