JP5759581B2 - サンプリング回路のタイミング不整合を減少させるための装置および方法 - Google Patents

サンプリング回路のタイミング不整合を減少させるための装置および方法 Download PDF

Info

Publication number
JP5759581B2
JP5759581B2 JP2014045581A JP2014045581A JP5759581B2 JP 5759581 B2 JP5759581 B2 JP 5759581B2 JP 2014045581 A JP2014045581 A JP 2014045581A JP 2014045581 A JP2014045581 A JP 2014045581A JP 5759581 B2 JP5759581 B2 JP 5759581B2
Authority
JP
Japan
Prior art keywords
sampling
clock
circuit
state
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014045581A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014176096A5 (zh
JP2014176096A (ja
Inventor
エー． シンガー，ローレンス
エー． シンガー，ローレンス
デヴァラジャン，シッダース
Original Assignee
アナログ・デバイシズ・インコーポレーテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アナログ・デバイシズ・インコーポレーテッド filed Critical アナログ・デバイシズ・インコーポレーテッド
Publication of JP2014176096A publication Critical patent/JP2014176096A/ja
Publication of JP2014176096A5 publication Critical patent/JP2014176096A5/ja
Application granted granted Critical
Publication of JP5759581B2 publication Critical patent/JP5759581B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/1245—Details of sampling arrangements or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02—Sample-and-hold arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0836—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of phase error, e.g. jitter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02—Sample-and-hold arrangements
    • G11C27/024—Sample-and-hold arrangements using a capacitive memory element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/04—Modifications for accelerating switching
    • H03K17/041—Modifications for accelerating switching without feedback from the output circuit to the control circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1205—Multiplexed conversion systems
    • H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
    • H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Electronic Switches (AREA)
  • Amplifiers (AREA)
JP2014045581A 2013-03-07 2014-03-07 サンプリング回路のタイミング不整合を減少させるための装置および方法 Active JP5759581B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201361774432P 2013-03-07 2013-03-07
US61/774,432 2013-03-07
US13/975,291 US8866652B2 (en) 2013-03-07 2013-08-24 Apparatus and method for reducing sampling circuit timing mismatch
US13/975,291 2013-08-24

Publications (3)

Publication Number Publication Date
JP2014176096A JP2014176096A (ja) 2014-09-22
JP2014176096A5 JP2014176096A5 (zh) 2014-12-11
JP5759581B2 true JP5759581B2 (ja) 2015-08-05

Family

ID=50472978

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014045581A Active JP5759581B2 (ja) 2013-03-07 2014-03-07 サンプリング回路のタイミング不整合を減少させるための装置および方法

Country Status (4)

Country Link
US (1) US8866652B2 (zh)
EP (1) EP2775481B1 (zh)
JP (1) JP5759581B2 (zh)
CN (1) CN104038219B (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8926395B2 (en) * 2007-11-28 2015-01-06 Patent Category Corp. System, method, and apparatus for interactive play
JP2015050722A (ja) * 2013-09-04 2015-03-16 ソニー株式会社 信号出力回路および信号出力方法
US9325313B2 (en) * 2014-01-28 2016-04-26 Broadcom Corporation Low-power level-shift circuit for data-dependent signals
US9734783B2 (en) * 2015-03-19 2017-08-15 Apple Inc. Displays with high impedance gate driver circuitry
US10073167B2 (en) * 2015-05-22 2018-09-11 Texas Instruments Incorporated High speed illumination driver for TOF applications
US10547308B2 (en) * 2017-11-22 2020-01-28 Analog Devices, Inc. Reconfigurable low power and low area gate bootsrapping circuit
US10084466B1 (en) * 2017-12-28 2018-09-25 Texas Instruments Incorporated Top plate sampling circuit including input-dependent dual clock boost circuits

Family Cites Families (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980583A (en) 1989-01-03 1990-12-25 National Semiconductor Corporation CMOS level shift circuit with active pull-up and pull-down
US5550503A (en) * 1995-04-28 1996-08-27 Motorola, Inc. Circuits and method for reducing voltage error when charging and discharging a capacitor through a transmission gate
US5764089A (en) 1995-09-11 1998-06-09 Altera Corporation Dynamic latching device
US6087872A (en) 1995-09-11 2000-07-11 Advanced Micro Devices, Inc. Dynamic latch circuitry
US5886562A (en) 1996-12-26 1999-03-23 Motorola, Inc. Method and apparatus for synchronizing a plurality of output clock signals generated from a clock input signal
US5841299A (en) 1997-02-06 1998-11-24 Intel Corporation Method and apparatus for implementing an adiabatic logic family
US5877635A (en) 1997-03-07 1999-03-02 Taiwan Semiconductor Manufacturing Co., Ltd. Full-swing buffer circuit with charge pump
US5812462A (en) 1997-04-03 1998-09-22 Micron Technology, Inc. Integrated circuit clock input buffer
US5900759A (en) 1997-06-26 1999-05-04 Sun Microsystems, Inc. Dynamic-to-static convertor and staticized flop including the same
US5841304A (en) 1997-06-26 1998-11-24 Sun Microsystems, Inc. Dynamic-to-static convertor method
US5952851A (en) 1997-09-16 1999-09-14 Programmable Microelectronics Corporation Boosted voltage driver
US6118326A (en) * 1997-11-06 2000-09-12 Analog Devices, Inc. Two-phase bootstrapped CMOS switch drive technique and circuit
KR100246194B1 (ko) 1997-11-19 2000-03-15 김영환 고속동작 디 플립플롭
SE513044C2 (sv) * 1997-12-29 2000-06-26 Ericsson Telefon Ab L M Analog-digitalomvandlare med global klocka och global strömställare
JP3566060B2 (ja) 1998-01-29 2004-09-15 富士通株式会社 半導体装置
US6407608B1 (en) 1998-03-20 2002-06-18 Texas Instruments Incorporated Clock input buffer with increased noise immunity
US6118307A (en) 1999-03-02 2000-09-12 Winbond Electronics Corp. Switched capacitor sorter based on magnitude
US6316960B2 (en) 1999-04-06 2001-11-13 Intel Corporation Domino logic circuit and method
US6369616B1 (en) 1999-06-30 2002-04-09 Intel Corporation Low power clock buffer with shared, precharge transistor
US6483448B2 (en) * 2000-06-28 2002-11-19 Texas Instruments Incorporated System and method for reducing timing mismatch in sample and hold circuits using an FFT and decimation
US6486706B2 (en) 2000-12-06 2002-11-26 Intel Corporation Domino logic with low-threshold NMOS pull-up
US6542017B2 (en) 2001-06-13 2003-04-01 Texas Instruments Incorporated Feed-forward approach for timing skew in interleaved and double-sampled circuits
KR100397890B1 (ko) 2001-07-04 2003-09-19 삼성전자주식회사 펄스 신호를 발생시키는 고속 입력 리시버
US6724239B2 (en) * 2001-07-24 2004-04-20 Analog Devices, Inc. Voltage boost circuit and low supply voltage sampling switch circuit using same
US6847239B2 (en) 2002-04-16 2005-01-25 Research In Motion Limited Frequency divider system
US6977528B2 (en) 2002-09-03 2005-12-20 The Regents Of The University Of California Event driven dynamic logic for reducing power consumption
US6771203B1 (en) 2003-04-29 2004-08-03 Analog Devices, Inc. Temporally-interleaved parallel analog-to-digital converters and methods
US7135899B1 (en) 2003-06-27 2006-11-14 Cypress Semiconductor Corp. System and method for reducing skew in complementary signals that can be used to synchronously clock a double data rate output
US6876232B2 (en) 2003-08-21 2005-04-05 International Business Machines Corporation Methods and arrangements for enhancing domino logic
US6924683B1 (en) 2003-12-19 2005-08-02 Integrated Device Technology, Inc. Edge accelerated sense amplifier flip-flop with high fanout drive capability
JP4060282B2 (ja) 2004-03-22 2008-03-12 三菱電機株式会社 レベル変換回路、およびレベル変換機能付シリアル／パラレル変換回路
US6900750B1 (en) 2004-04-16 2005-05-31 Analog Devices, Inc. Signal conditioning system with adjustable gain and offset mismatches
KR20050103541A (ko) 2004-04-26 2005-11-01 엘지전자 주식회사 클럭 부스팅을 이용한 아날로그-디지털 변환기
US7034572B2 (en) 2004-06-14 2006-04-25 Micron Technology, Inc. Voltage level shifting circuit and method
US7230454B2 (en) 2005-02-18 2007-06-12 Cirrus Logic, Inc. Serial audio output driver circuits and methods
US7253675B2 (en) 2005-03-08 2007-08-07 Texas Instruments Incorporated Bootstrapping circuit capable of sampling inputs beyond supply voltage
US7176742B2 (en) 2005-03-08 2007-02-13 Texas Instruments Incorporated Bootstrapped switch with an input dynamic range greater than supply voltage
WO2007120361A2 (en) 2005-12-27 2007-10-25 Multigig Inc. Rotary clock flash analog to digital converter system and method
KR100714392B1 (ko) 2006-02-20 2007-05-08 삼성전자주식회사 병렬 데이터 직렬 변환회로 및 방법
US7250885B1 (en) 2006-04-03 2007-07-31 Analog Devices, Inc. System and method for using timing skew estimation with a non-sequential time-interleaved analog-to-digital converter
US7511552B2 (en) 2006-06-15 2009-03-31 Texas Instruments Incorporated Method and apparatus of a level shifter circuit having a structure to reduce fall and rise path delay
US7443331B2 (en) 2006-08-22 2008-10-28 Texas Instruments Incorporated Multiple-bank CMOS image sensor system and method
KR20080027048A (ko) 2006-09-22 2008-03-26 삼성전자주식회사 고속 저전력으로 동작하기 위한 듀얼 엣지 트리거 클록게이트 로직 및 그 방법
US7557618B1 (en) 2006-09-25 2009-07-07 Wik Thomas R Conditioning logic technology
KR100842744B1 (ko) 2006-11-20 2008-07-01 주식회사 하이닉스반도체 클럭조절회로 및 이를 이용한 전압펌핑장치
US7898288B2 (en) 2006-12-07 2011-03-01 Integrated Device Technology, Inc. Input termination for delay locked loop feedback with impedance matching
GB0702628D0 (en) 2007-02-09 2007-03-21 Texas Instruments Ltd Clock correction circuit
KR100896188B1 (ko) 2007-05-25 2009-05-12 삼성전자주식회사 레벨 변환 플립-플롭, 및 레벨 변환 플립-플롭의 동작 방법
GB0717840D0 (en) * 2007-09-13 2007-10-24 Nxp Bv A signal sampling circuit
US8217824B2 (en) 2007-12-13 2012-07-10 Arctic Silicon Devices, As Analog-to-digital converter timing circuits
KR20090106816A (ko) 2008-04-07 2009-10-12 삼성전자주식회사 클록 드라이버 및 이를 구비하는 차지 펌프
US8970272B2 (en) 2008-05-15 2015-03-03 Qualcomm Incorporated High-speed low-power latches
TWI366194B (en) 2008-06-06 2012-06-11 Au Optronics Corp Shift register
US7816951B1 (en) 2008-10-10 2010-10-19 National Semiconductor Corporation Locally boosted top plate sampling for a sampling capacitor
US7839323B2 (en) * 2008-12-29 2010-11-23 Intersil Americas, Inc. Error estimation and correction in a two-channel time-interleaved analog-to-digital converter
EP2267902B1 (en) 2009-01-26 2013-03-13 Fujitsu Semiconductor Limited Sampling
JP2010239609A (ja) 2009-03-12 2010-10-21 Rohm Co Ltd ブースト回路およびそれを用いたδς変調器、電子機器
KR20110008959A (ko) 2009-07-21 2011-01-27 삼성전자주식회사 부트스트랩트 클럭 발생기를 갖는 트랙-앤-홀드 회로
KR20110008955A (ko) 2009-07-21 2011-01-27 삼성전자주식회사 트랙-앤-홀드 회로, 및 이를 구비한 폴딩 아날로그-디지탈 변환기
US8400206B2 (en) 2009-11-12 2013-03-19 Broadcom Corporation Low voltage input level shifter circuit and method for utilizing same
US8169246B2 (en) 2010-02-26 2012-05-01 Apple Inc. Dynamic-to-static converter latch with glitch suppression
JP2011211371A (ja) 2010-03-29 2011-10-20 Panasonic Corp 逐次比較型ａｄ変換器用クロック生成回路
US8330588B2 (en) 2010-04-14 2012-12-11 Oracle International Corporation Fast repeater latch
US8248282B2 (en) 2010-08-17 2012-08-21 Texas Instruments Incorporated Track and hold architecture with tunable bandwidth
US8471720B2 (en) 2010-11-17 2013-06-25 Lsi Corporation On-chip power supply monitoring using a network of modulators
US8395427B1 (en) 2010-12-20 2013-03-12 National Semiconductor Corporation Low power and low spur sampling PLL
CN102075190B (zh) * 2011-01-17 2013-06-19 中国航天科技集团公司第九研究院第七七一研究所 一种自适应采样率的模数转换器
US8525556B2 (en) 2011-01-28 2013-09-03 Crest Semiconductors, Inc. Time-interleaved sample-and-hold
US8373483B2 (en) 2011-02-15 2013-02-12 Nvidia Corporation Low-clock-energy, fully-static latch circuit
JP5684599B2 (ja) 2011-02-18 2015-03-11 ルネサスエレクトロニクス株式会社 半導体集積回路装置
US8493255B2 (en) * 2011-02-24 2013-07-23 Texas Instruments Incorporated High speed, high voltage multiplexer
US8664979B2 (en) 2011-04-27 2014-03-04 Nxp B.V. Track and hold circuit using a bootstrapping circuit
US8659337B2 (en) 2011-07-21 2014-02-25 Nvidia Corporation Latch circuit with a bridging device
US8736306B2 (en) 2011-08-04 2014-05-27 Micron Technology, Inc. Apparatuses and methods of communicating differential serial signals including charge injection
CN102437852A (zh) * 2011-12-12 2012-05-02 江苏绿扬电子仪器集团有限公司 一种利用低速ADC实现2.5GSa/s数据采集电路及方法
KR20130072874A (ko) 2011-12-22 2013-07-02 에스케이하이닉스 주식회사 신호 출력 회로 및 이를 포함하는 반도체 장치
US8487803B1 (en) 2012-01-23 2013-07-16 Freescale Semiconductor, Inc. Pipelined analog-to-digital converter having reduced power consumption
US8975942B2 (en) 2012-03-01 2015-03-10 Analog Devices, Inc. System for a clock shifter circuit
US20130235669A1 (en) 2012-03-08 2013-09-12 Elpida Memory, Inc. High voltage switch circuit
US8624632B2 (en) 2012-03-29 2014-01-07 International Business Machines Corporation Sense amplifier-type latch circuits with static bias current for enhanced operating frequency
US8487795B1 (en) * 2012-04-18 2013-07-16 Lsi Corporation Time-interleaved track-and-hold circuit using distributed global sine-wave clock
US8736309B2 (en) 2012-05-24 2014-05-27 Freescale Semiconductor, Inc. Non-overlapping clock generator circuit and method
US8710896B2 (en) 2012-05-31 2014-04-29 Freescale Semiconductor, Inc. Sampling switch circuit that uses correlated level shifting
US8890573B2 (en) 2012-09-07 2014-11-18 Nvidia Corporation Clock gating latch, method of operation thereof and integrated circuit employing the same
US20140132303A1 (en) 2012-11-09 2014-05-15 Lsi Corporation Apparatus and method for sensing transistor mismatch
US8604962B1 (en) 2012-11-28 2013-12-10 Lewyn Consulting Inc ADC first stage combining both sample-hold and ADC first stage analog-to-digital conversion functions

Also Published As

Publication number Publication date
EP2775481B1 (en) 2016-05-04
CN104038219A (zh) 2014-09-10
CN104038219B (zh) 2017-10-27
US8866652B2 (en) 2014-10-21
EP2775481A3 (en) 2015-03-18
US20140253353A1 (en) 2014-09-11
EP2775481A2 (en) 2014-09-10
JP2014176096A (ja) 2014-09-22

Similar Documents

Publication Publication Date Title
JP5759581B2 (ja) サンプリング回路のタイミング不整合を減少させるための装置および方法
US20200358434A1 (en) Input buffer
US9641166B2 (en) Bootstrapped switching circuit with fast turn-on
US9397676B1 (en) Low power switching techniques for digital-to-analog converters
US9716508B1 (en) Dummy signal generation for reducing data dependent noise in digital-to-analog converters
US7888991B2 (en) Clock distribution network
US9437152B2 (en) Scan driving circuit
US20150311895A1 (en) High performance reconfigurable voltage buffers
EP2965425B1 (en) Voltage level shifter with a low-latency voltage boost circuit
US10396834B2 (en) Apparatus and method for adaptive common mode noise decomposition and tuning
US11863165B2 (en) Input buffer
US9703416B2 (en) Touch circuit, touch panel and display apparatus
CN113225077A (zh) 在电流舵数模转换器中利用电流存储特性
JP2018078330A (ja) Ｍｏｓｆｅｔのフリッカーノイズを低減するためのモジュール手法
US9397682B2 (en) Reference buffer with wide trim range
US9118305B2 (en) DC restoration for synchronization signals
US12101611B2 (en) Digital PDM microphone interface
KR101553658B1 (ko) 클럭신호 전달장치의 잡음 저감회로
US9660631B2 (en) Duty cycle detection circuit and method
US9774326B2 (en) Circuit and method for generating clock-signals

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20141024

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20141024

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20141024

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20150105

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150113

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150413

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20150512

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150605

R150 Certificate of patent or registration of utility model

Ref document number: 5759581

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250