JP5546194B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP5546194B2 JP5546194B2 JP2009229508A JP2009229508A JP5546194B2 JP 5546194 B2 JP5546194 B2 JP 5546194B2 JP 2009229508 A JP2009229508 A JP 2009229508A JP 2009229508 A JP2009229508 A JP 2009229508A JP 5546194 B2 JP5546194 B2 JP 5546194B2
- Authority
- JP
- Japan
- Prior art keywords
- etching
- gan
- semiconductor layer
- semiconductor device
- sic substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0475—Changing the shape of the semiconductor body, e.g. forming recesses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/80—FETs having rectifying junction gate electrodes
- H10D30/87—FETs having Schottky gate electrodes, e.g. metal-semiconductor FETs [MESFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
- Junction Field-Effect Transistors (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009229508A JP5546194B2 (ja) | 2009-10-01 | 2009-10-01 | 半導体装置の製造方法 |
| US12/893,481 US8476166B2 (en) | 2009-10-01 | 2010-09-29 | Manufacturing method of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009229508A JP5546194B2 (ja) | 2009-10-01 | 2009-10-01 | 半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2011077434A JP2011077434A (ja) | 2011-04-14 |
| JP2011077434A5 JP2011077434A5 (enExample) | 2012-10-18 |
| JP5546194B2 true JP5546194B2 (ja) | 2014-07-09 |
Family
ID=43823503
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009229508A Active JP5546194B2 (ja) | 2009-10-01 | 2009-10-01 | 半導体装置の製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8476166B2 (enExample) |
| JP (1) | JP5546194B2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5566803B2 (ja) * | 2010-07-21 | 2014-08-06 | 住友電工デバイス・イノベーション株式会社 | 半導体装置の製造方法 |
| US8993437B2 (en) * | 2011-10-27 | 2015-03-31 | Infineon Technologies Ag | Method for etching substrate |
| CN103531527B (zh) * | 2012-07-03 | 2016-07-06 | 中芯国际集成电路制造(上海)有限公司 | 金属互连结构的制作方法 |
| CN102903671A (zh) * | 2012-10-12 | 2013-01-30 | 江阴长电先进封装有限公司 | 一种新型的芯片背面硅通孔结构的成形方法 |
| US20150099358A1 (en) * | 2013-10-07 | 2015-04-09 | Win Semiconductors Corp. | Method for forming through wafer vias in semiconductor devices |
| CN104599949A (zh) * | 2014-12-30 | 2015-05-06 | 上海师范大学 | 基于SiC衬底片深刻蚀光滑表面的加工工艺 |
| JP6863574B2 (ja) * | 2017-02-22 | 2021-04-21 | 住友電工デバイス・イノベーション株式会社 | 半導体装置の製造方法 |
| JP2019145546A (ja) | 2018-02-16 | 2019-08-29 | 住友電工デバイス・イノベーション株式会社 | 半導体装置の製造方法 |
| JP7070848B2 (ja) | 2018-07-26 | 2022-05-18 | 住友電工デバイス・イノベーション株式会社 | 半導体装置の製造方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008098456A (ja) * | 2006-10-13 | 2008-04-24 | Eudyna Devices Inc | 半導体装置の製造方法 |
| US8003525B2 (en) * | 2007-06-29 | 2011-08-23 | Fujitsu Limited | Semiconductor device and method of manufacturing the same |
| JP5298559B2 (ja) * | 2007-06-29 | 2013-09-25 | 富士通株式会社 | 半導体装置及びその製造方法 |
| JP5262185B2 (ja) * | 2008-02-29 | 2013-08-14 | 富士通株式会社 | 半導体装置の製造方法 |
-
2009
- 2009-10-01 JP JP2009229508A patent/JP5546194B2/ja active Active
-
2010
- 2010-09-29 US US12/893,481 patent/US8476166B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20110081784A1 (en) | 2011-04-07 |
| JP2011077434A (ja) | 2011-04-14 |
| US8476166B2 (en) | 2013-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5546194B2 (ja) | 半導体装置の製造方法 | |
| JP5970736B2 (ja) | 半導体装置の製造方法 | |
| JP2013118374A (ja) | 半導体基板の接合方法 | |
| US20080087634A1 (en) | Manufacturing method of semiconductor device | |
| JP2010056458A (ja) | 発光素子の製造方法 | |
| TW201220380A (en) | A fabrication method for dicing of semiconductor wafers using laser cutting techniques | |
| CN110379782A (zh) | 基于刻蚀和定向外延的片内嵌入金刚石散热氮化镓晶体管及制备方法 | |
| CN109920757B (zh) | 一种提高化合物半导体器件可靠性能的背段工艺 | |
| JP2011077434A5 (enExample) | ||
| US20250359209A1 (en) | Semiconductor device and method of manufacturing the same | |
| JP4765301B2 (ja) | 半導体装置の製造方法 | |
| JP5568824B2 (ja) | 半導体装置の製造方法 | |
| JP2010003796A (ja) | 半導体装置及びその製造方法 | |
| CN101308829B (zh) | 半导体器件和用于制造boac/coa的方法 | |
| JP5937493B2 (ja) | GaNLEDデバイスの製造方法 | |
| JP5649356B2 (ja) | 半導体装置及びその製造方法 | |
| CN108461408B (zh) | 形成安装在基板上的半导体器件的方法 | |
| JP2016167574A (ja) | 半導体装置の製造方法 | |
| CN101635250B (zh) | 衬底构造体移除方法 | |
| KR20120054495A (ko) | GaN계 화합물 전력반도체 장치 및 그 제조 방법 | |
| CN117976621B (zh) | 一种先通孔氮化镓高电子迁移率晶体管及其制作方法 | |
| JP2014022692A (ja) | ワイヤボンディング構造およびワイヤボンディング方法 | |
| JP2006286944A (ja) | サブマウント及びその製造方法 | |
| KR20120071488A (ko) | 반도체 기판의 후면 비아홀 형성 방법 | |
| CN116569313A (zh) | 半导体装置及其制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120830 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120830 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20131226 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140204 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140407 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140513 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140513 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5546194 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |