JP5514474B2 - 薄膜トランジスタの作製方法、不揮発性半導体記憶素子の作製方法 - Google Patents

薄膜トランジスタの作製方法、不揮発性半導体記憶素子の作製方法 Download PDF

Info

Publication number
JP5514474B2
JP5514474B2 JP2009130819A JP2009130819A JP5514474B2 JP 5514474 B2 JP5514474 B2 JP 5514474B2 JP 2009130819 A JP2009130819 A JP 2009130819A JP 2009130819 A JP2009130819 A JP 2009130819A JP 5514474 B2 JP5514474 B2 JP 5514474B2
Authority
JP
Japan
Prior art keywords
resist mask
film
layer
semiconductor
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009130819A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010278320A5 (enExample
JP2010278320A (ja
Inventor
隆文 溝口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2009130819A priority Critical patent/JP5514474B2/ja
Publication of JP2010278320A publication Critical patent/JP2010278320A/ja
Publication of JP2010278320A5 publication Critical patent/JP2010278320A5/ja
Application granted granted Critical
Publication of JP5514474B2 publication Critical patent/JP5514474B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Thin Film Transistor (AREA)
JP2009130819A 2009-05-29 2009-05-29 薄膜トランジスタの作製方法、不揮発性半導体記憶素子の作製方法 Expired - Fee Related JP5514474B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009130819A JP5514474B2 (ja) 2009-05-29 2009-05-29 薄膜トランジスタの作製方法、不揮発性半導体記憶素子の作製方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009130819A JP5514474B2 (ja) 2009-05-29 2009-05-29 薄膜トランジスタの作製方法、不揮発性半導体記憶素子の作製方法

Publications (3)

Publication Number Publication Date
JP2010278320A JP2010278320A (ja) 2010-12-09
JP2010278320A5 JP2010278320A5 (enExample) 2012-06-21
JP5514474B2 true JP5514474B2 (ja) 2014-06-04

Family

ID=43424995

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009130819A Expired - Fee Related JP5514474B2 (ja) 2009-05-29 2009-05-29 薄膜トランジスタの作製方法、不揮発性半導体記憶素子の作製方法

Country Status (1)

Country Link
JP (1) JP5514474B2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5563888B2 (ja) * 2010-05-12 2014-07-30 三菱電機株式会社 薄膜トランジスタとその製造方法、アクティブマトリックス基板、及び電気光学装置
JP5848918B2 (ja) 2010-09-03 2016-01-27 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5667868B2 (ja) * 2010-12-24 2015-02-12 株式会社半導体エネルギー研究所 半導体装置の作製方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63313866A (ja) * 1987-06-17 1988-12-21 Seiko Epson Corp 半導体装置の製造方法
JPH04277721A (ja) * 1991-03-06 1992-10-02 Seikosha Co Ltd 薄膜パターンの形成方法
JPH0613474A (ja) * 1992-06-26 1994-01-21 Nippon Steel Corp 半導体装置の製造方法
JPH0822983A (ja) * 1994-07-05 1996-01-23 Citizen Watch Co Ltd 半導体装置の製造方法
JPH09127707A (ja) * 1995-10-30 1997-05-16 Casio Comput Co Ltd レジストパターンの形成方法
JP3214321B2 (ja) * 1995-11-03 2001-10-02 トヨタ自動車株式会社 薄膜トランジスタ及びその製造方法
JP5105811B2 (ja) * 2005-10-14 2012-12-26 株式会社半導体エネルギー研究所 表示装置
US7994000B2 (en) * 2007-02-27 2011-08-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same

Also Published As

Publication number Publication date
JP2010278320A (ja) 2010-12-09

Similar Documents

Publication Publication Date Title
EP3200230B1 (en) Thin film transistor component, array substrate and manufacturing method therefor, and display device
JP6503459B2 (ja) 半導体装置及びその製造方法
CN109037150B (zh) 金属氧化物半导体薄膜晶体管阵列基板及其制作方法
US9437627B2 (en) Thin film transistor and manufacturing method thereof
US20200194425A1 (en) Electrostatic protection circuit and manufacturing method thereof, array substrate and display apparatus
CN105304500B (zh) N型tft的制作方法
EP3093888B1 (en) Method of fabricating a thin film transistor
US9006059B2 (en) CMOS transistor and method for fabricating the same
CN105355588B (zh) Tft阵列基板的制备方法、tft阵列基板及显示装置
CN108565247B (zh) Ltps tft基板的制作方法及ltps tft基板
US20190326332A1 (en) Ltps tft substrate and manufacturing method thereof
WO2016008197A1 (zh) 阵列基板及其制造方法
US10134765B2 (en) Oxide semiconductor TFT array substrate and method for manufacturing the same
JP5514474B2 (ja) 薄膜トランジスタの作製方法、不揮発性半導体記憶素子の作製方法
US20190043897A1 (en) Method for fabricating array substrate, array substrate and display device
KR101200237B1 (ko) 디스플레이용 박막 트랜지스터 및 이의 제조방법
TWI573226B (zh) 薄膜電晶體基板及其製作方法
JP5558222B2 (ja) 薄膜トランジスタ基板の製造方法
US8835206B2 (en) Pixel structure, array substrate and method of fabricating the same
TW201810682A (zh) 薄膜電晶體及其製作方法
CN108598040A (zh) 阵列基板及其制造方法、驱动晶体管、显示面板
TWI599050B (zh) 薄膜電晶體及其製作方法
CN103700625A (zh) 一种阵列基板的制作方法、阵列基板及显示装置
US11081507B2 (en) Semiconductor device and method for manufacturing same
KR102432678B1 (ko) 표시 기판용 모기판 및 이의 제조 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120508

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120508

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20131114

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20131119

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20131128

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140325

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140331

R150 Certificate of patent or registration of utility model

Ref document number: 5514474

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees