JP5419493B2 - データ処理装置、データ処理装置の制御方法、およびプログラム - Google Patents
データ処理装置、データ処理装置の制御方法、およびプログラム Download PDFInfo
- Publication number
- JP5419493B2 JP5419493B2 JP2009049713A JP2009049713A JP5419493B2 JP 5419493 B2 JP5419493 B2 JP 5419493B2 JP 2009049713 A JP2009049713 A JP 2009049713A JP 2009049713 A JP2009049713 A JP 2009049713A JP 5419493 B2 JP5419493 B2 JP 5419493B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- packet
- unit
- communication
- communication unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/42—Loop networks
- H04L12/423—Loop networks with centralised control, e.g. polling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/34—Flow control; Congestion control ensuring sequence integrity, e.g. using sequence numbers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S707/00—Data processing: database and file management or data structures
- Y10S707/99931—Database or file accessing
- Y10S707/99937—Sorting
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S707/00—Data processing: database and file management or data structures
- Y10S707/99951—File or database maintenance
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mathematical Physics (AREA)
- Computer Security & Cryptography (AREA)
- Multi Processors (AREA)
- Small-Scale Networks (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009049713A JP5419493B2 (ja) | 2009-03-03 | 2009-03-03 | データ処理装置、データ処理装置の制御方法、およびプログラム |
| PCT/JP2010/050741 WO2010100970A1 (en) | 2009-03-03 | 2010-01-15 | Data processing apparatus, method for controlling data processing apparatus, and program |
| US13/139,502 US9021126B2 (en) | 2009-03-03 | 2010-01-15 | Data processing apparatus and method for controlling data processing apparatus |
| US14/658,694 US10148455B2 (en) | 2009-03-03 | 2015-03-16 | Data processing apparatus, method for controlling data processing apparatus, and program |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009049713A JP5419493B2 (ja) | 2009-03-03 | 2009-03-03 | データ処理装置、データ処理装置の制御方法、およびプログラム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010206517A JP2010206517A (ja) | 2010-09-16 |
| JP2010206517A5 JP2010206517A5 (enExample) | 2012-03-29 |
| JP5419493B2 true JP5419493B2 (ja) | 2014-02-19 |
Family
ID=42026796
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009049713A Active JP5419493B2 (ja) | 2009-03-03 | 2009-03-03 | データ処理装置、データ処理装置の制御方法、およびプログラム |
Country Status (3)
| Country | Link |
|---|---|
| US (2) | US9021126B2 (enExample) |
| JP (1) | JP5419493B2 (enExample) |
| WO (1) | WO2010100970A1 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5538798B2 (ja) * | 2009-03-17 | 2014-07-02 | キヤノン株式会社 | データ処理装置およびデータ処理方法またはプログラム |
| JP5600492B2 (ja) * | 2010-06-28 | 2014-10-01 | キヤノン株式会社 | データ処理装置、データ処理方法、制御装置、制御方法およびプログラム |
| JP2012252490A (ja) * | 2011-06-02 | 2012-12-20 | Renesas Electronics Corp | マルチプロセッサおよびそれを用いた画像処理システム |
| JP5922898B2 (ja) | 2011-09-15 | 2016-05-24 | キヤノン株式会社 | 情報処理装置、通信方法およびプログラム |
| US9135532B2 (en) | 2011-10-07 | 2015-09-15 | Hewlett-Packard Development Company, L.P. | Processing image data strips |
| EP2822204B1 (en) * | 2012-03-02 | 2019-03-13 | LSIS Co., Ltd. | Communication device and communication method |
| JP2013196509A (ja) * | 2012-03-21 | 2013-09-30 | Canon Inc | 情報処理装置及びその制御方法 |
| CN109032704B (zh) * | 2017-06-12 | 2022-08-09 | 深圳市中兴微电子技术有限公司 | 一种数据处理的方法和设备 |
Family Cites Families (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0123340Y2 (enExample) | 1981-05-30 | 1989-07-18 | ||
| US4554659A (en) * | 1983-12-12 | 1985-11-19 | At&T Bell Laboratories | Data communication network |
| EP0172038B1 (en) * | 1984-08-16 | 1991-10-23 | Sharp Kabushiki Kaisha | Information processor |
| US4615029A (en) * | 1984-12-03 | 1986-09-30 | Texas Instruments Incorporated | Ring transmission network for interfacing control functions between master and slave devices |
| US4768190A (en) * | 1986-04-30 | 1988-08-30 | Og Corporation | Packet switching network |
| JPS6242260A (ja) * | 1986-08-01 | 1987-02-24 | Hitachi Ltd | 情報処理システムにおける処理方法 |
| JP2522952B2 (ja) | 1987-07-20 | 1996-08-07 | 三洋電機株式会社 | リング状ネットワ−ク装置 |
| JP2518293B2 (ja) | 1987-07-24 | 1996-07-24 | 日本電気株式会社 | デ−タフロ−プロセツサ |
| JP2834210B2 (ja) | 1988-09-14 | 1998-12-09 | 株式会社日立製作所 | リング状ネットワークにおけるメッセージ制御方法 |
| US5155858A (en) * | 1988-10-27 | 1992-10-13 | At&T Bell Laboratories | Twin-threshold load-sharing system with each processor in a multiprocessor ring adjusting its own assigned task list based on workload threshold |
| US5274637A (en) * | 1989-12-28 | 1993-12-28 | Yamaha Corporation | Token-ring-type local area network |
| US5216670A (en) * | 1991-07-03 | 1993-06-01 | International Business Machines Corporation | Message stripping protocol for a communication network |
| US5490145A (en) * | 1993-05-25 | 1996-02-06 | Matsushita Electric Industrial Company, Ltd. | Communication system for a ring-type network |
| JPH0766820A (ja) * | 1993-08-24 | 1995-03-10 | Matsushita Electric Ind Co Ltd | フロー制御方式 |
| WO1995011555A1 (en) * | 1993-10-19 | 1995-04-27 | International Business Machines Corporation | Access control system for a multi-channel transmission ring |
| US6026425A (en) * | 1996-07-30 | 2000-02-15 | Nippon Telegraph And Telephone Corporation | Non-uniform system load balance method and apparatus for updating threshold of tasks according to estimated load fluctuation |
| US6028837A (en) * | 1996-08-27 | 2000-02-22 | National Semiconductor Corporation | Ether ring architecture for local area networks |
| US5896384A (en) * | 1997-02-28 | 1999-04-20 | Intel Corporation | Method and apparatus for transferring deterministic latency packets in a ringlet |
| JPH11167560A (ja) * | 1997-12-03 | 1999-06-22 | Nec Corp | データ転送システム、このシステムに用いるスイッチング回路、アダプタ及びこのシステムを有する集積回路並びにデータ転送方法 |
| US6246692B1 (en) * | 1998-02-03 | 2001-06-12 | Broadcom Corporation | Packet switching fabric using the segmented ring with resource reservation control |
| JP3595690B2 (ja) * | 1998-08-06 | 2004-12-02 | 富士通株式会社 | 固定長データ処理装置 |
| JP3626017B2 (ja) * | 1998-08-07 | 2005-03-02 | 富士通株式会社 | 固定長データ処理装置 |
| US6370579B1 (en) * | 1998-10-21 | 2002-04-09 | Genuity Inc. | Method and apparatus for striping packets over parallel communication links |
| US6496516B1 (en) * | 1998-12-07 | 2002-12-17 | Pmc-Sierra, Ltd. | Ring interface and ring network bus flow control system |
| WO2000052889A1 (en) * | 1999-03-05 | 2000-09-08 | Allayer Technologies Corporation | Packet switching fabric having a segmented ring with token based resource control protocol and output queuing control |
| US7136381B2 (en) * | 2000-06-19 | 2006-11-14 | Broadcom Corporation | Memory management unit architecture for switch fabric |
| JP2002190816A (ja) * | 2000-12-20 | 2002-07-05 | Nec Corp | 無線通信システム |
| US6959358B2 (en) * | 2001-07-06 | 2005-10-25 | Micron Technology, Inc. | Distributed content addressable memory |
| CN1656465B (zh) * | 2002-03-22 | 2010-05-26 | 迈克尔·F·迪林 | 用于由多个互连节点执行渲染计算来渲染图形的方法和系统 |
| JP3910998B2 (ja) * | 2003-09-01 | 2007-04-25 | 日本電信電話株式会社 | パケット通信方法 |
| WO2007077739A1 (ja) * | 2005-12-28 | 2007-07-12 | Matsushita Electric Industrial Co., Ltd. | 送信装置、及び受信装置 |
| JP2007243595A (ja) * | 2006-03-08 | 2007-09-20 | Fuji Xerox Co Ltd | ネットワーク制御装置および制御方法 |
| JP4929073B2 (ja) | 2006-07-07 | 2012-05-09 | キヤノン株式会社 | 多機能プリンタ装置 |
| US7940759B2 (en) * | 2007-06-22 | 2011-05-10 | Newport Media, Inc. | Robust technique for frame synchronization in DAB-IP systems |
| JP5039479B2 (ja) | 2007-08-20 | 2012-10-03 | キヤノン株式会社 | データ通信装置、その制御方法、及びプログラム |
| JP4468425B2 (ja) * | 2007-08-31 | 2010-05-26 | 株式会社東芝 | 送信装置、受信装置、コンテンツ送受信システム、コンテンツ送信方法、コンテンツ受信方法及びプログラム |
| JP2009194860A (ja) * | 2008-02-18 | 2009-08-27 | Toshiba Corp | 送信装置、受信装置、コンテンツ送受信システム、コンテンツ送信方法、コンテンツ受信方法及びプログラム |
| DE102008018633B4 (de) * | 2008-04-11 | 2013-10-10 | Phoenix Contact Gmbh & Co. Kg | Verfahren, Buskomponenten und Steuerungssystem zur Ethernet-basierten Steuerung eines Automatisierungssystems |
| WO2010073349A1 (ja) * | 2008-12-25 | 2010-07-01 | 三菱電機株式会社 | 通信管理装置、通信装置および通信方法 |
| US8774187B2 (en) * | 2011-10-24 | 2014-07-08 | Richard L. Hartman | Methods, systems, and devices for interfacing to networks |
-
2009
- 2009-03-03 JP JP2009049713A patent/JP5419493B2/ja active Active
-
2010
- 2010-01-15 US US13/139,502 patent/US9021126B2/en active Active
- 2010-01-15 WO PCT/JP2010/050741 patent/WO2010100970A1/en not_active Ceased
-
2015
- 2015-03-16 US US14/658,694 patent/US10148455B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US20110246670A1 (en) | 2011-10-06 |
| US10148455B2 (en) | 2018-12-04 |
| WO2010100970A1 (en) | 2010-09-10 |
| US20150188726A1 (en) | 2015-07-02 |
| US9021126B2 (en) | 2015-04-28 |
| JP2010206517A (ja) | 2010-09-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5419493B2 (ja) | データ処理装置、データ処理装置の制御方法、およびプログラム | |
| US9201839B2 (en) | Information processing apparatus, communication method and storage medium | |
| JP5341623B2 (ja) | データ処理装置、データ処理方法およびプログラム | |
| JP5538798B2 (ja) | データ処理装置およびデータ処理方法またはプログラム | |
| JP2002049363A (ja) | 画像表示システム | |
| CN102739651B (zh) | 自动化系统 | |
| JP5014362B2 (ja) | 情報処理装置及びその制御方法、コンピュータプログラム | |
| CN102402421A (zh) | 归约运算装置、处理器和计算机系统 | |
| EP3342171A1 (en) | Networked video communication applicable to gigabit ethernet | |
| JP2011081643A (ja) | 複数の処理モジュールを有する並列処理回路を備えるデータ処理装置、およびその制御方法 | |
| US20100303090A1 (en) | Data processing apparatus using ring bus, data processing method andcomputer-readable storage medium | |
| JP5432587B2 (ja) | データ処理装置、その制御方法およびプログラム | |
| JP2010198226A (ja) | データ処理装置、データ処理方法およびプログラム | |
| JP5600492B2 (ja) | データ処理装置、データ処理方法、制御装置、制御方法およびプログラム | |
| JP6744804B2 (ja) | 撮像装置 | |
| US8811414B2 (en) | Network system | |
| JP6289351B2 (ja) | カメラネットワークシステム、中継装置および表示装置 | |
| EP2945334A1 (en) | Cell processing method and apparatus | |
| JP6482320B2 (ja) | データ処理装置、並びに、制御装置およびその方法 | |
| JP2019036833A (ja) | 信号処理装置及び信号処理方法 | |
| JP2018163321A (ja) | マルチディスプレイシステム、映像表示システム、表示装置、映像表示制御コントローラ | |
| WO2024103015A1 (en) | Retimer training and status state machine synchronization across multiple integrated circuit dies | |
| JP5119499B2 (ja) | 電話システム及びモジュール管理方法 | |
| CN112446474A (zh) | 芯片和多芯片系统及电子设备和数据传输方法 | |
| JP2021089647A (ja) | データ処理装置、データ処理方法、及びプログラム |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120215 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120215 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130725 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130805 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131001 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131021 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131119 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 5419493 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |