JP5248179B2 - 電子装置の製造方法 - Google Patents

電子装置の製造方法 Download PDF

Info

Publication number
JP5248179B2
JP5248179B2 JP2008107582A JP2008107582A JP5248179B2 JP 5248179 B2 JP5248179 B2 JP 5248179B2 JP 2008107582 A JP2008107582 A JP 2008107582A JP 2008107582 A JP2008107582 A JP 2008107582A JP 5248179 B2 JP5248179 B2 JP 5248179B2
Authority
JP
Japan
Prior art keywords
substrate
metal
alloy
electronic device
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008107582A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009260049A (ja
JP2009260049A5 (enExample
Inventor
啓 村山
光敏 東
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2008107582A priority Critical patent/JP5248179B2/ja
Publication of JP2009260049A publication Critical patent/JP2009260049A/ja
Publication of JP2009260049A5 publication Critical patent/JP2009260049A5/ja
Application granted granted Critical
Publication of JP5248179B2 publication Critical patent/JP5248179B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS

Landscapes

  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
JP2008107582A 2008-04-17 2008-04-17 電子装置の製造方法 Active JP5248179B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008107582A JP5248179B2 (ja) 2008-04-17 2008-04-17 電子装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008107582A JP5248179B2 (ja) 2008-04-17 2008-04-17 電子装置の製造方法

Publications (3)

Publication Number Publication Date
JP2009260049A JP2009260049A (ja) 2009-11-05
JP2009260049A5 JP2009260049A5 (enExample) 2011-02-24
JP5248179B2 true JP5248179B2 (ja) 2013-07-31

Family

ID=41387100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008107582A Active JP5248179B2 (ja) 2008-04-17 2008-04-17 電子装置の製造方法

Country Status (1)

Country Link
JP (1) JP5248179B2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130155629A1 (en) * 2011-12-19 2013-06-20 Tong Hsing Electronic Industries, Ltd. Hermetic Semiconductor Package Structure and Method for Manufacturing the same
JP6041731B2 (ja) 2013-03-27 2016-12-14 新光電気工業株式会社 インターポーザ、及び電子部品パッケージ
US9859179B2 (en) * 2013-09-27 2018-01-02 Kyocera Corporation Lid body, package, and electronic apparatus
US10453786B2 (en) 2016-01-19 2019-10-22 General Electric Company Power electronics package and method of manufacturing thereof
KR102367619B1 (ko) * 2017-02-09 2022-02-28 제네럴 일렉트릭 컴퍼니 전력 전자 패키지 및 그 제조 방법
JP2022102015A (ja) * 2020-12-25 2022-07-07 株式会社大真空 パッケージ、リッド及びパッケージの製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH105990A (ja) * 1996-06-17 1998-01-13 Matsushita Electric Ind Co Ltd 電子部品の製造方法
US5945735A (en) * 1997-01-31 1999-08-31 International Business Machines Corporation Hermetic sealing of a substrate of high thermal conductivity using an interposer of low thermal conductivity
JP2001044239A (ja) * 1999-07-29 2001-02-16 Matsushita Electric Ind Co Ltd 電子部品の混載実装方法及びその混載実装工程に用いる部材
JP3905041B2 (ja) * 2003-01-07 2007-04-18 株式会社日立製作所 電子デバイスおよびその製造方法
JP4513513B2 (ja) * 2004-11-09 2010-07-28 株式会社村田製作所 電子部品の製造方法
US7745897B2 (en) * 2005-05-27 2010-06-29 Aptina Imaging Corporation Methods for packaging an image sensor and a packaged image sensor
US7569926B2 (en) * 2005-08-26 2009-08-04 Innovative Micro Technology Wafer level hermetic bond using metal alloy with raised feature

Also Published As

Publication number Publication date
JP2009260049A (ja) 2009-11-05

Similar Documents

Publication Publication Date Title
JP5808586B2 (ja) インターポーザの製造方法
TWI298913B (enExample)
JP5137059B2 (ja) 電子部品用パッケージ及びその製造方法と電子部品装置
JP5193898B2 (ja) 半導体装置及び電子装置
US8580613B2 (en) Semiconductor chip arrangement with sensor chip and manufacturing method
US7829993B2 (en) Semiconductor apparatus
US8178957B2 (en) Electronic component device, and method of manufacturing the same
US20110260200A1 (en) Method of fabricating non-metal led substrate and non-metal led substrate and method of fabricating led device using the non-metal led substrate and led device with the non-metal led substrate
WO2008023465A1 (fr) Dispositif de mécanisme de machine microélectronique et son procédé de fabrication
JP5248179B2 (ja) 電子装置の製造方法
JP4539155B2 (ja) センサシステムの製造方法
US20120086116A1 (en) Electronic component device, method of manufacturing the same and wiring substrate
CN110211943A (zh) 半导体装置及其制造方法
JP2005294443A (ja) 半導体装置及びその製造方法
JP4828261B2 (ja) 半導体装置及びその製造方法
JP2005262382A (ja) 電子装置およびその製造方法
JP2012216868A (ja) 電子部品用パッケージ及び電子部品装置
JP4964505B2 (ja) 半導体装置およびその製造方法、並びに電子部品
JP2006186357A (ja) センサ装置及びその製造方法
JP2014086963A (ja) パッケージおよびパッケージの製造方法
JP2006201158A (ja) センサ装置
CN112436019A (zh) 半导体设备封装和其制造方法
JP4404647B2 (ja) 電子装置および電子部品封止用基板
JP2008135594A (ja) 微小電子機械部品封止用基板及び複数個取り形態の微小電子機械部品封止用基板、並びに微小電子機械装置及び微小電子機械装置の製造方法
JP6557481B2 (ja) 電子装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110105

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110105

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111128

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130402

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130410

R150 Certificate of patent or registration of utility model

Ref document number: 5248179

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160419

Year of fee payment: 3