JP5225825B2 - 半導体素子収納用パッケージの製造方法及び半導体装置の製造方法 - Google Patents

半導体素子収納用パッケージの製造方法及び半導体装置の製造方法 Download PDF

Info

Publication number
JP5225825B2
JP5225825B2 JP2008321463A JP2008321463A JP5225825B2 JP 5225825 B2 JP5225825 B2 JP 5225825B2 JP 2008321463 A JP2008321463 A JP 2008321463A JP 2008321463 A JP2008321463 A JP 2008321463A JP 5225825 B2 JP5225825 B2 JP 5225825B2
Authority
JP
Japan
Prior art keywords
semiconductor element
relay substrate
manufacturing
coaxial connector
wiring pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008321463A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010147187A (ja
JP2010147187A5 (enrdf_load_stackoverflow
Inventor
幹夫 巣山
美鈴 待井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2008321463A priority Critical patent/JP5225825B2/ja
Publication of JP2010147187A publication Critical patent/JP2010147187A/ja
Publication of JP2010147187A5 publication Critical patent/JP2010147187A5/ja
Application granted granted Critical
Publication of JP5225825B2 publication Critical patent/JP5225825B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]

Landscapes

  • Semiconductor Lasers (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
JP2008321463A 2008-12-17 2008-12-17 半導体素子収納用パッケージの製造方法及び半導体装置の製造方法 Active JP5225825B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008321463A JP5225825B2 (ja) 2008-12-17 2008-12-17 半導体素子収納用パッケージの製造方法及び半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008321463A JP5225825B2 (ja) 2008-12-17 2008-12-17 半導体素子収納用パッケージの製造方法及び半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2010147187A JP2010147187A (ja) 2010-07-01
JP2010147187A5 JP2010147187A5 (enrdf_load_stackoverflow) 2011-12-01
JP5225825B2 true JP5225825B2 (ja) 2013-07-03

Family

ID=42567310

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008321463A Active JP5225825B2 (ja) 2008-12-17 2008-12-17 半導体素子収納用パッケージの製造方法及び半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JP5225825B2 (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3094838B2 (ja) 1995-04-17 2000-10-03 住友金属工業株式会社 熱間仕上げ圧延における速度制御方法

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012011393A (ja) 2010-06-29 2012-01-19 Kobe Steel Ltd せん断用金型及びその製造方法
JP6166101B2 (ja) * 2013-05-29 2017-07-19 京セラ株式会社 光半導体素子収納用パッケージおよびこれを備えた実装構造体

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3752473B2 (ja) * 2002-06-19 2006-03-08 京セラ株式会社 半導体素子収納用パッケージおよび半導体装置
JP2006128323A (ja) * 2004-10-27 2006-05-18 Kyocera Corp 半導体素子収納用パッケージおよび半導体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3094838B2 (ja) 1995-04-17 2000-10-03 住友金属工業株式会社 熱間仕上げ圧延における速度制御方法

Also Published As

Publication number Publication date
JP2010147187A (ja) 2010-07-01

Similar Documents

Publication Publication Date Title
JP5397962B2 (ja) 半導体素子パッケージを形成する方法
US8178957B2 (en) Electronic component device, and method of manufacturing the same
JP2001024135A (ja) 半導体装置の製造方法
JP2006339654A (ja) パッケージングチップおよびそのパッケージング方法
US20090008759A1 (en) Semiconductor device, lead frame, and manufacturing method for the lead frame
JP2008078207A (ja) 半導体装置の製造方法
JP5272922B2 (ja) 半導体装置及びその製造方法
JP3947750B2 (ja) 半導体装置の製造方法及び半導体装置
JP5225825B2 (ja) 半導体素子収納用パッケージの製造方法及び半導体装置の製造方法
JP2005317998A5 (enrdf_load_stackoverflow)
TW201804584A (zh) 雙側電子封裝件
JP4091050B2 (ja) 半導体装置の製造方法
US8344264B2 (en) Semiconductor device and manufacturing process thereof
CN102395981B (zh) Ic封装的引线框架和制造方法
JP2002222824A (ja) 半導体装置及びその製造方法
JP2007220873A (ja) 半導体装置及びその製造方法
JP4137981B2 (ja) 半導体装置の製造方法
JP4243178B2 (ja) 半導体装置の製造方法
JP5193522B2 (ja) 半導体素子収納用セラミックパッケージとその製造方法
JP2010147187A5 (enrdf_load_stackoverflow)
JP2014086963A (ja) パッケージおよびパッケージの製造方法
CN101752335B (zh) 半导体装置以及半导体装置的制造方法
JP2008010922A (ja) 圧電発振器
CN100521121C (zh) 带突点的衬底的制造方法
JP3449997B2 (ja) 半導体素子のテスト方法、そのテスト基板

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111013

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20111013

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20121108

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121120

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130117

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130305

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130313

R150 Certificate of patent or registration of utility model

Ref document number: 5225825

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160322

Year of fee payment: 3