JP5184132B2 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP5184132B2 JP5184132B2 JP2008034089A JP2008034089A JP5184132B2 JP 5184132 B2 JP5184132 B2 JP 5184132B2 JP 2008034089 A JP2008034089 A JP 2008034089A JP 2008034089 A JP2008034089 A JP 2008034089A JP 5184132 B2 JP5184132 B2 JP 5184132B2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- pad electrode
- main surface
- spacer
- pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/932—Plan-view shape, i.e. in top view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008034089A JP5184132B2 (ja) | 2008-02-15 | 2008-02-15 | 半導体装置およびその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008034089A JP5184132B2 (ja) | 2008-02-15 | 2008-02-15 | 半導体装置およびその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009194189A JP2009194189A (ja) | 2009-08-27 |
| JP2009194189A5 JP2009194189A5 (https=) | 2011-02-10 |
| JP5184132B2 true JP5184132B2 (ja) | 2013-04-17 |
Family
ID=41075942
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008034089A Expired - Fee Related JP5184132B2 (ja) | 2008-02-15 | 2008-02-15 | 半導体装置およびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5184132B2 (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10784244B2 (en) | 2018-02-20 | 2020-09-22 | Samsung Electronics Co., Ltd. | Semiconductor package including multiple semiconductor chips and method of manufacturing the semiconductor package |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5673423B2 (ja) | 2011-08-03 | 2015-02-18 | 富士通セミコンダクター株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2013093483A (ja) * | 2011-10-27 | 2013-05-16 | Semiconductor Components Industries Llc | 半導体装置及びその製造方法 |
| JP2016048756A (ja) | 2014-08-28 | 2016-04-07 | マイクロン テクノロジー, インク. | 半導体装置 |
| US10643919B2 (en) | 2017-11-08 | 2020-05-05 | Samsung Electronics Co., Ltd. | Fan-out semiconductor package |
| KR102185706B1 (ko) * | 2017-11-08 | 2020-12-02 | 삼성전자주식회사 | 팬-아웃 반도체 패키지 |
| CN110444528B (zh) * | 2018-05-04 | 2021-04-20 | 晟碟信息科技(上海)有限公司 | 包含虚设下拉式引线键合体的半导体装置 |
| CN116314114B (zh) * | 2023-05-24 | 2023-08-04 | 遂宁合芯半导体有限公司 | 一种半导体封装结构 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030018204A (ko) * | 2001-08-27 | 2003-03-06 | 삼성전자주식회사 | 스페이서를 갖는 멀티 칩 패키지 |
| JP2005197491A (ja) * | 2004-01-08 | 2005-07-21 | Matsushita Electric Ind Co Ltd | 半導体装置 |
| JP4494240B2 (ja) * | 2005-02-03 | 2010-06-30 | 富士通マイクロエレクトロニクス株式会社 | 樹脂封止型半導体装置 |
| JP5205867B2 (ja) * | 2007-08-27 | 2013-06-05 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
| JP5529371B2 (ja) * | 2007-10-16 | 2014-06-25 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置及びその製造方法 |
-
2008
- 2008-02-15 JP JP2008034089A patent/JP5184132B2/ja not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10784244B2 (en) | 2018-02-20 | 2020-09-22 | Samsung Electronics Co., Ltd. | Semiconductor package including multiple semiconductor chips and method of manufacturing the semiconductor package |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2009194189A (ja) | 2009-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5529371B2 (ja) | 半導体装置及びその製造方法 | |
| US8786102B2 (en) | Semiconductor device and method of manufacturing the same | |
| US8076770B2 (en) | Semiconductor device including a first land on the wiring substrate and a second land on the sealing portion | |
| JP3839323B2 (ja) | 半導体装置の製造方法 | |
| US7944049B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP5570799B2 (ja) | 半導体装置及びその製造方法 | |
| JP5184132B2 (ja) | 半導体装置およびその製造方法 | |
| US9570405B2 (en) | Semiconductor device and method for manufacturing same | |
| JP2009124151A (ja) | 接合信頼性の向上した積層型半導体パッケージ | |
| US20150235994A1 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
| JP2010147070A (ja) | 半導体装置 | |
| KR20150060758A (ko) | 반도체 장치 및 그 제조방법 | |
| JP2012230981A (ja) | 半導体装置及びその製造方法 | |
| US20110316150A1 (en) | Semiconductor package and method for manufacturing semiconductor package | |
| JP5557439B2 (ja) | 半導体装置及びその製造方法 | |
| JP5619381B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
| WO2014203739A1 (ja) | 半導体装置及びその製造方法 | |
| JP5621712B2 (ja) | 半導体チップ | |
| JP2005142452A (ja) | 半導体装置及びその製造方法 | |
| JP2012099693A (ja) | 半導体装置の製造方法 | |
| JP5666211B2 (ja) | 配線基板及び半導体装置の製造方法 | |
| JP2013157433A (ja) | 半導体装置 | |
| US20150333041A1 (en) | Semiconductor device and manufacturing method therefor | |
| JP2007142128A (ja) | 半導体装置およびその製造方法 | |
| KR20070077685A (ko) | 솔더 범프를 갖는 배선기판을 이용한 반도체 패키지 및그의 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100528 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101222 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20101222 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20111209 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20121225 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130116 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160125 Year of fee payment: 3 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |