JP5057652B2 - 薄膜トランジスタの作製方法 - Google Patents

薄膜トランジスタの作製方法 Download PDF

Info

Publication number
JP5057652B2
JP5057652B2 JP2005081013A JP2005081013A JP5057652B2 JP 5057652 B2 JP5057652 B2 JP 5057652B2 JP 2005081013 A JP2005081013 A JP 2005081013A JP 2005081013 A JP2005081013 A JP 2005081013A JP 5057652 B2 JP5057652 B2 JP 5057652B2
Authority
JP
Japan
Prior art keywords
layer
light
region
electrode layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005081013A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005311325A5 (https=
JP2005311325A (ja
Inventor
厳 藤井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2005081013A priority Critical patent/JP5057652B2/ja
Publication of JP2005311325A publication Critical patent/JP2005311325A/ja
Publication of JP2005311325A5 publication Critical patent/JP2005311325A5/ja
Application granted granted Critical
Publication of JP5057652B2 publication Critical patent/JP5057652B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Electroluminescent Light Sources (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)
JP2005081013A 2004-03-24 2005-03-22 薄膜トランジスタの作製方法 Expired - Fee Related JP5057652B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005081013A JP5057652B2 (ja) 2004-03-24 2005-03-22 薄膜トランジスタの作製方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004088068 2004-03-24
JP2004088068 2004-03-24
JP2005081013A JP5057652B2 (ja) 2004-03-24 2005-03-22 薄膜トランジスタの作製方法

Publications (3)

Publication Number Publication Date
JP2005311325A JP2005311325A (ja) 2005-11-04
JP2005311325A5 JP2005311325A5 (https=) 2008-03-27
JP5057652B2 true JP5057652B2 (ja) 2012-10-24

Family

ID=35439673

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005081013A Expired - Fee Related JP5057652B2 (ja) 2004-03-24 2005-03-22 薄膜トランジスタの作製方法

Country Status (1)

Country Link
JP (1) JP5057652B2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101851565B1 (ko) 2011-08-17 2018-04-25 삼성전자주식회사 트랜지스터와 그 제조방법 및 트랜지스터를 포함하는 전자소자

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101192973B1 (ko) 2004-03-19 2012-10-24 가부시키가이샤 한도오따이 에네루기 켄큐쇼 패턴 형성 방법, 박막 트랜지스터, 표시 장치 및 그 제조 방법과, 텔레비전 장치
JP2007266596A (ja) * 2006-03-02 2007-10-11 Semiconductor Energy Lab Co Ltd 回路パターン及び薄膜トランジスタの作製方法、並びに該薄膜トランジスタを搭載した電子機器
CN101030536B (zh) * 2006-03-02 2010-06-23 株式会社半导体能源研究所 电路图案、薄膜晶体管及电子设备的制造方法
JP5186749B2 (ja) * 2006-09-29 2013-04-24 大日本印刷株式会社 有機半導体素子およびその製造方法
JP5186750B2 (ja) * 2006-09-29 2013-04-24 大日本印刷株式会社 有機半導体素子およびその製造方法
US7646015B2 (en) 2006-10-31 2010-01-12 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device and semiconductor device
JP5210594B2 (ja) * 2006-10-31 2013-06-12 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5138927B2 (ja) * 2006-12-25 2013-02-06 共同印刷株式会社 フレキシブルｔｆｔ基板及びその製造方法とフレキシブルディスプレイ
WO2011013502A1 (en) * 2009-07-31 2011-02-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
WO2012117439A1 (ja) * 2011-02-28 2012-09-07 パナソニック株式会社 薄膜半導体装置及びその製造方法
WO2018110244A1 (ja) * 2016-12-16 2018-06-21 コニカミノルタ株式会社 有機エレクトロルミネッセンス素子
CN113019854B (zh) * 2021-03-07 2022-10-21 贾亮 一种电致荧光发光漆涂层、制作工艺及其应用

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3403935B2 (ja) * 1997-03-14 2003-05-06 株式会社東芝 画像形成装置、画像形成方法、およびパターン形成方法、ならびにそれらに用いる感光体
JP2000171629A (ja) * 1998-12-09 2000-06-23 Canon Inc カラーフィルタとその製造方法、液晶素子
JP3381146B2 (ja) * 1999-02-05 2003-02-24 大日本印刷株式会社 カラーフィルタおよびその製造方法
JP4289522B2 (ja) * 1999-03-11 2009-07-01 大日本印刷株式会社 パターン形成体の製造法
JP2000343848A (ja) * 1999-03-30 2000-12-12 Kyodo Printing Co Ltd 光触媒体を用いた画像形成材料および画像形成方法
US6791144B1 (en) * 2000-06-27 2004-09-14 International Business Machines Corporation Thin film transistor and multilayer film structure and manufacturing method of same
JP3516441B2 (ja) * 2000-07-10 2004-04-05 インターナショナル・ビジネス・マシーンズ・コーポレーション アクティブマトリックス基板、表示装置、およびアクティブマトリックス基板の製造方法
JP2002040231A (ja) * 2000-07-31 2002-02-06 Dainippon Printing Co Ltd カラーフィルタおよびその製造方法
EP1393389B1 (en) * 2001-05-23 2018-12-05 Flexenable Limited Laser patterning of devices
JP2003059940A (ja) * 2001-08-08 2003-02-28 Fuji Photo Film Co Ltd ミクロファブリケーション用基板、その製造方法および像状薄膜形成方法
JP2003229579A (ja) * 2001-11-28 2003-08-15 Konica Corp 電界効果トランジスタ及びその製造方法
TWI256732B (en) * 2002-08-30 2006-06-11 Sharp Kk Thin film transistor, liquid crystal display apparatus, manufacturing method of thin film transistor, and manufacturing method of liquid crystal display apparatus
JP4355900B2 (ja) * 2003-05-20 2009-11-04 日本電気株式会社 基板表面の平坦化方法、並びに平坦化基板、液晶表示装置、有機ｅｌ素子及び半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101851565B1 (ko) 2011-08-17 2018-04-25 삼성전자주식회사 트랜지스터와 그 제조방법 및 트랜지스터를 포함하는 전자소자

Also Published As

Publication number Publication date
JP2005311325A (ja) 2005-11-04

Similar Documents

Publication Publication Date Title
CN100530547C (zh) 图形形成方法、薄膜晶体管、显示器及其制造方法及电视设备
US7615488B2 (en) Method for forming pattern, thin film transistor, display device and method for manufacturing the same, and television device
US8158517B2 (en) Method for manufacturing wiring substrate, thin film transistor, display device and television device
CN101673758B (zh) 显示器件及其制造方法
US8318601B2 (en) Method for manufacturing thin film transistor and display device
CN101673760B (zh) 显示设备和制造显示设备的方法
JP4536601B2 (ja) 半導体装置の作製方法
JP4628004B2 (ja) 薄膜トランジスタの作製方法
JP4969041B2 (ja) 表示装置の作製方法
JP5057652B2 (ja) 薄膜トランジスタの作製方法
JP4854994B2 (ja) 配線基板の作製方法及び薄膜トランジスタの作製方法
JP5110785B2 (ja) 表示装置の作製方法
JP5089027B2 (ja) 半導体装置
JP5116212B2 (ja) 薄膜トランジスタの作製方法
JP2005286320A (ja) パターン形成方法、薄膜トランジスタ、表示装置及びそれらの作製方法、並びにテレビジョン装置
JP4877871B2 (ja) 表示装置の作製方法、液晶テレビジョン、及びｅｌテレビジョン
JP4877865B2 (ja) 薄膜トランジスタの作製方法及び表示装置の作製方法
JP4879496B2 (ja) パターン形成方法
JP4884675B2 (ja) 半導体装置の作製方法
JP5025208B2 (ja) 薄膜トランジスタの作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080208

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080208

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100405

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110823

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110927

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120313

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120417

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120724

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120731

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150810

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150810

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees