JP4965025B2 - 信号パス遅延を減少させたカラム冗長回路 - Google Patents

信号パス遅延を減少させたカラム冗長回路 Download PDF

Info

Publication number
JP4965025B2
JP4965025B2 JP2000580093A JP2000580093A JP4965025B2 JP 4965025 B2 JP4965025 B2 JP 4965025B2 JP 2000580093 A JP2000580093 A JP 2000580093A JP 2000580093 A JP2000580093 A JP 2000580093A JP 4965025 B2 JP4965025 B2 JP 4965025B2
Authority
JP
Japan
Prior art keywords
column
redundant
normal
signal
driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000580093A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002529874A5 (enExample
JP2002529874A (ja
Inventor
ウェイ、ファンシン
博仁 菊川
マー、シンシア
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Conversant Intellectual Property Management Inc
Mosaid Technologies Inc
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Conversant Intellectual Property Management Inc, Mosaid Technologies Inc, Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Conversant Intellectual Property Management Inc
Publication of JP2002529874A publication Critical patent/JP2002529874A/ja
Publication of JP2002529874A5 publication Critical patent/JP2002529874A5/ja
Application granted granted Critical
Publication of JP4965025B2 publication Critical patent/JP4965025B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
  • Logic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP2000580093A 1998-10-30 1999-10-29 信号パス遅延を減少させたカラム冗長回路 Expired - Fee Related JP4965025B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/182,495 1998-10-30
US09/182,495 US6137735A (en) 1998-10-30 1998-10-30 Column redundancy circuit with reduced signal path delay
PCT/CA1999/001054 WO2000026784A1 (en) 1998-10-30 1999-10-29 Column redundancy circuit with reduced signal path delay

Publications (3)

Publication Number Publication Date
JP2002529874A JP2002529874A (ja) 2002-09-10
JP2002529874A5 JP2002529874A5 (enExample) 2010-01-21
JP4965025B2 true JP4965025B2 (ja) 2012-07-04

Family

ID=22668727

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000580093A Expired - Fee Related JP4965025B2 (ja) 1998-10-30 1999-10-29 信号パス遅延を減少させたカラム冗長回路

Country Status (10)

Country Link
US (1) US6137735A (enExample)
EP (2) EP1526458B8 (enExample)
JP (1) JP4965025B2 (enExample)
KR (1) KR100724816B1 (enExample)
CN (1) CN1186725C (enExample)
AT (1) ATE278217T1 (enExample)
AU (1) AU1024500A (enExample)
CA (1) CA2347765C (enExample)
DE (2) DE69939716D1 (enExample)
WO (1) WO2000026784A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100363085B1 (ko) * 1999-11-05 2002-12-05 삼성전자 주식회사 리던던시 효율을 향상시키는 로우 리던던시 스킴을 갖는반도체장치
JP2002050191A (ja) * 2000-08-02 2002-02-15 Fujitsu Ltd 半導体記憶装置
US6775759B2 (en) * 2001-12-07 2004-08-10 Micron Technology, Inc. Sequential nibble burst ordering for data
US20040015645A1 (en) * 2002-07-19 2004-01-22 Dodd James M. System, apparatus, and method for a flexible DRAM architecture
US6674673B1 (en) 2002-08-26 2004-01-06 International Business Machines Corporation Column redundancy system and method for a micro-cell embedded DRAM (e-DRAM) architecture
EP1717814B1 (en) * 2004-02-20 2012-09-19 Spansion LLc Semiconductor storage device and semiconductor storage device control method
US7035152B1 (en) * 2004-10-14 2006-04-25 Micron Technology, Inc. System and method for redundancy memory decoding
US7251173B2 (en) * 2005-08-02 2007-07-31 Micron Technology, Inc. Combination column redundancy system for a memory array
CN105355233B (zh) * 2015-11-23 2018-04-10 清华大学 基于pcm反转纠错算法的高效数据写入方法
CN107389211B (zh) * 2017-06-29 2019-03-12 西安邮电大学 一种二进制码转温度计码电路

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4598388A (en) * 1985-01-22 1986-07-01 Texas Instruments Incorporated Semiconductor memory with redundant column circuitry
JP2564507B2 (ja) * 1985-04-16 1996-12-18 富士通株式会社 半導体記憶装置
JPH01125799A (ja) * 1987-11-11 1989-05-18 Fujitsu Ltd 半導体記憶装置
US5270975A (en) * 1990-03-29 1993-12-14 Texas Instruments Incorporated Memory device having a non-uniform redundancy decoder arrangement
DE69132951T2 (de) * 1991-08-28 2002-09-12 Oki Electric Industry Co., Ltd. Halbleiter-speicher-vorrichtung
US5257229A (en) * 1992-01-31 1993-10-26 Sgs-Thomson Microelectronics, Inc. Column redundancy architecture for a read/write memory
US5268866A (en) * 1992-03-02 1993-12-07 Motorola, Inc. Memory with column redundancy and localized column redundancy control signals
ATE187826T1 (de) * 1994-08-12 2000-01-15 Siemens Ag Redundanz-schaltungsanordnung für einen integrierten halbleiterspeicher
KR0130030B1 (ko) * 1994-08-25 1998-10-01 김광호 반도체 메모리 장치의 컬럼 리던던시 회로 및 그 방법
US5572470A (en) * 1995-05-10 1996-11-05 Sgs-Thomson Microelectronics, Inc. Apparatus and method for mapping a redundant memory column to a defective memory column
JPH0955080A (ja) * 1995-08-08 1997-02-25 Fujitsu Ltd 半導体記憶装置及び半導体記憶装置のセル情報の書き込み及び読み出し方法
DE59510258D1 (de) * 1995-08-09 2002-08-08 Infineon Technologies Ag Integrierte Halbleiter-Speichervorrichtung mit Redundanzschaltungsanordnung
US5646896A (en) * 1995-10-31 1997-07-08 Hyundai Electronics America Memory device with reduced number of fuses
US5732030A (en) * 1996-06-25 1998-03-24 Texas Instruments Incorporated Method and system for reduced column redundancy using a dual column select
JPH10275493A (ja) * 1997-03-31 1998-10-13 Nec Corp 半導体記憶装置
CA2202692C (en) * 1997-04-14 2006-06-13 Mosaid Technologies Incorporated Column redundancy in semiconductor memories
KR100281284B1 (ko) * 1998-06-29 2001-02-01 김영환 컬럼 리던던시 회로

Also Published As

Publication number Publication date
KR20010085983A (ko) 2001-09-07
EP1526458A2 (en) 2005-04-27
EP1526458B1 (en) 2008-10-08
US6137735A (en) 2000-10-24
JP2002529874A (ja) 2002-09-10
EP1125203B1 (en) 2004-09-29
KR100724816B1 (ko) 2007-06-04
EP1526458A3 (en) 2006-03-29
CN1331818A (zh) 2002-01-16
DE69920735D1 (de) 2004-11-04
CA2347765C (en) 2008-07-29
AU1024500A (en) 2000-05-22
EP1125203A1 (en) 2001-08-22
DE69939716D1 (de) 2008-11-20
CA2347765A1 (en) 2000-05-11
ATE278217T1 (de) 2004-10-15
EP1526458B8 (en) 2008-12-24
WO2000026784A1 (en) 2000-05-11
DE69920735T2 (de) 2005-02-10
CN1186725C (zh) 2005-01-26

Similar Documents

Publication Publication Date Title
US6084818A (en) Semiconductor memory device capable of efficient memory cell select operation with reduced element count
US6272056B1 (en) Semiconductor memory device capable of implementing redundancy-based repair efficiently in relation to layout and operating speed and semiconductor integrated circuit device having such semiconductor memory device
US6704228B2 (en) Semiconductor memory device post-repair circuit and method
KR100790442B1 (ko) 글로벌 리던던시를 갖는 메모리소자 및 그 동작 방법
US6519192B2 (en) Semiconductor memory device having a large band width and allowing efficient execution of redundant repair
KR100266116B1 (ko) 행 리던던시 블록 아키텍쳐
EP1128269B1 (en) Memory circuit having electrically programmable fuses
JP3103068B2 (ja) 修復可能半導体メモリ・デバイスでの冗長ワード線置換のための方法および装置
JP4965025B2 (ja) 信号パス遅延を減少させたカラム冗長回路
CA2202692C (en) Column redundancy in semiconductor memories
US6201745B1 (en) Semiconductor memory device with redundant row substitution architecture and a method of driving a row thereof
US5978291A (en) Sub-block redundancy replacement for a giga-bit scale DRAM
JP4685282B2 (ja) マルチロウアドレステスト可能な半導体メモリ装置及びそのテスト方法
US6320801B1 (en) Redundancy circuit and redundancy method for semiconductor memory device
US6335897B1 (en) Semiconductor memory device including redundancy circuit adopting latch cell
US6097645A (en) High speed column redundancy scheme
US5757716A (en) Integrated circuit memory devices and methods including programmable block disabling and programmable block selection
US6928008B2 (en) Semiconductor memory devices with data line redundancy schemes and method therefore
US20080068905A1 (en) Reparable semiconductor memory device
KR100242719B1 (ko) 로우 결함복구회로를 구비한 반도체 메모리 장치
JP3836315B2 (ja) 半導体メモリ集積回路

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061004

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091021

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091127

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100202

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100430

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110118

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110405

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110413

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110713

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110907

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111206

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111212

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120110

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20120131

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120228

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120329

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150406

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees