JP4819325B2 - 集積回路装置及びその動作方法 - Google Patents

集積回路装置及びその動作方法 Download PDF

Info

Publication number
JP4819325B2
JP4819325B2 JP2004161460A JP2004161460A JP4819325B2 JP 4819325 B2 JP4819325 B2 JP 4819325B2 JP 2004161460 A JP2004161460 A JP 2004161460A JP 2004161460 A JP2004161460 A JP 2004161460A JP 4819325 B2 JP4819325 B2 JP 4819325B2
Authority
JP
Japan
Prior art keywords
data
switches
write
write data
parallel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004161460A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004362756A (ja
JP2004362756A5 (enrdf_load_stackoverflow
Inventor
李潤相
李禎培
羅元均
金成律
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR10-2003-0042840A external-priority patent/KR100532444B1/ko
Priority claimed from US10/792,425 external-priority patent/US7054202B2/en
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of JP2004362756A publication Critical patent/JP2004362756A/ja
Publication of JP2004362756A5 publication Critical patent/JP2004362756A5/ja
Application granted granted Critical
Publication of JP4819325B2 publication Critical patent/JP4819325B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1027—Static column decode serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled bit line addresses
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/107—Serial-parallel conversion of data or prefetch

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
JP2004161460A 2003-06-03 2004-05-31 集積回路装置及びその動作方法 Expired - Fee Related JP4819325B2 (ja)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
KR20030035604 2003-06-03
KR2003-035604 2003-06-03
KR2003-042840 2003-06-27
KR10-2003-0042840A KR100532444B1 (ko) 2003-06-03 2003-06-27 Ｎ 비트 프리패치 구조로 2ｎ 비트 프리패치 스킴을구현하는 메모리 장치 및 이 메모리 장치의 2ｎ 비트프리패치 방법 및 자동 프리차아지 방법
US10/792,425 US7054202B2 (en) 2003-06-03 2004-03-03 High burst rate write data paths for integrated circuit memory devices and methods of operating same
US10/792425 2004-03-03

Publications (3)

Publication Number Publication Date
JP2004362756A JP2004362756A (ja) 2004-12-24
JP2004362756A5 JP2004362756A5 (enrdf_load_stackoverflow) 2007-03-22
JP4819325B2 true JP4819325B2 (ja) 2011-11-24

Family

ID=33545117

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004161460A Expired - Fee Related JP4819325B2 (ja) 2003-06-03 2004-05-31 集積回路装置及びその動作方法

Country Status (4)

Country Link
JP (1) JP4819325B2 (enrdf_load_stackoverflow)
DE (1) DE102004026526B4 (enrdf_load_stackoverflow)
GB (1) GB2403575B (enrdf_load_stackoverflow)
TW (1) TWI250530B (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005001894A1 (de) * 2005-01-14 2006-08-03 Infineon Technologies Ag Synchroner Parallel-Serienwandler
JP5052056B2 (ja) * 2005-09-29 2012-10-17 エスケーハイニックス株式会社 半導体メモリ素子のデータ入力装置
JP4470183B2 (ja) 2006-08-28 2010-06-02 エルピーダメモリ株式会社 半導体記憶装置
KR20080065100A (ko) 2007-01-08 2008-07-11 주식회사 하이닉스반도체 반도체 메모리 소자와 그의 구동 방법
KR101094946B1 (ko) 2010-01-29 2011-12-15 주식회사 하이닉스반도체 반도체 집적 회로
JP2013206492A (ja) * 2012-03-27 2013-10-07 Toshiba Corp 半導体装置およびその駆動方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59180871A (ja) * 1983-03-31 1984-10-15 Fujitsu Ltd 半導体メモリ装置
US4745577A (en) * 1984-11-20 1988-05-17 Fujitsu Limited Semiconductor memory device with shift registers for high speed reading and writing
JPH0740430B2 (ja) * 1986-07-04 1995-05-01 日本電気株式会社 メモリ装置
TW293107B (enrdf_load_stackoverflow) * 1994-10-28 1996-12-11 Matsushita Electric Ind Co Ltd
JP3788867B2 (ja) * 1997-10-28 2006-06-21 株式会社東芝 半導体記憶装置
US6459393B1 (en) * 1998-05-08 2002-10-01 International Business Machines Corporation Apparatus and method for optimized self-synchronizing serializer/deserializer/framer
JP2000163969A (ja) * 1998-09-16 2000-06-16 Fujitsu Ltd 半導体記憶装置
DE19951677B4 (de) * 1998-10-30 2006-04-13 Fujitsu Ltd., Kawasaki Halbleiterspeichervorrichtung
JP3859885B2 (ja) * 1998-11-24 2006-12-20 Ｎｅｃエレクトロニクス株式会社 半導体記憶装置
JP4083944B2 (ja) * 1999-12-13 2008-04-30 東芝マイクロエレクトロニクス株式会社 半導体記憶装置

Also Published As

Publication number Publication date
GB0412446D0 (en) 2004-07-07
GB2403575A (en) 2005-01-05
DE102004026526B4 (de) 2010-09-23
JP2004362756A (ja) 2004-12-24
GB2403575B (en) 2007-05-16
TWI250530B (en) 2006-03-01
TW200516595A (en) 2005-05-16
DE102004026526A1 (de) 2005-01-13

Similar Documents

Publication Publication Date Title
CN101055768B (zh) 半导体存储装置
US8509020B2 (en) Data processing system
US7054202B2 (en) High burst rate write data paths for integrated circuit memory devices and methods of operating same
US7966446B2 (en) Memory system and method having point-to-point link
CN1992075B (zh) 地址转换器半导体器件和具有它的半导体存储器件
US20020105842A1 (en) Semiconductor memory device having improved data transfer rate without providing a register for holding write data
US11355180B2 (en) Semiconductor devices and semiconductor systems including the same
US8437209B2 (en) Integrated circuit
JP3177094B2 (ja) 半導体記憶装置
US20020031037A1 (en) Random access memory with divided memory banks and data read/write architecture therefor
JP2010277620A (ja) 半導体記憶装置及びこれを備える情報処理システム並びにコントローラ
JP4439033B2 (ja) 半導体記憶装置
US7596049B2 (en) Semiconductor memory device with a plurality of bank groups each having a plurality of banks sharing a global line group
US9368175B2 (en) Semiconductor memory device receiving multiple commands simultaneously and memory system including the same
KR100578233B1 (ko) 동기식메모리장치의 데이터 입출력 가변제어장치
JP6468971B2 (ja) 半導体メモリ、メモリシステム
US6115321A (en) Synchronous dynamic random access memory with four-bit data prefetch
US20210208816A1 (en) Processing-in-memory(pim) device
JP4819325B2 (ja) 集積回路装置及びその動作方法
JP5314640B2 (ja) 半導体装置
KR20200119669A (ko) 반도체장치
US7532527B2 (en) Semiconductor memory device
KR100532444B1 (ko) Ｎ 비트 프리패치 구조로 2ｎ 비트 프리패치 스킴을구현하는 메모리 장치 및 이 메모리 장치의 2ｎ 비트프리패치 방법 및 자동 프리차아지 방법
JP2004362756A5 (enrdf_load_stackoverflow)
US7376041B2 (en) Semiconductor memory device and data read and write method of the same

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040921

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070131

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070131

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20080201

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080616

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100122

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100202

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100430

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101005

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101227

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110329

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110627

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110802

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110901

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140909

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees