JP4761487B2 - バスアーキテクチャ及びそれを用いた情報処理装置 - Google Patents

バスアーキテクチャ及びそれを用いた情報処理装置 Download PDF

Info

Publication number
JP4761487B2
JP4761487B2 JP2000131103A JP2000131103A JP4761487B2 JP 4761487 B2 JP4761487 B2 JP 4761487B2 JP 2000131103 A JP2000131103 A JP 2000131103A JP 2000131103 A JP2000131103 A JP 2000131103A JP 4761487 B2 JP4761487 B2 JP 4761487B2
Authority
JP
Japan
Prior art keywords
module
modules
bus
pixel
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000131103A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001005776A (ja
JP2001005776A5 (enExample
Inventor
フー ヨン−チャト
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of JP2001005776A publication Critical patent/JP2001005776A/ja
Publication of JP2001005776A5 publication Critical patent/JP2001005776A5/ja
Application granted granted Critical
Publication of JP4761487B2 publication Critical patent/JP4761487B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus
    • G06F13/4256—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Tests Of Electronic Circuits (AREA)
JP2000131103A 1999-04-29 2000-04-28 バスアーキテクチャ及びそれを用いた情報処理装置 Expired - Fee Related JP4761487B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
AU0050 1993-07-20
AUPQ0050 1999-04-29
AUPQ0050A AUPQ005099A0 (en) 1999-04-29 1999-04-29 Sequential bus architecture

Publications (3)

Publication Number Publication Date
JP2001005776A JP2001005776A (ja) 2001-01-12
JP2001005776A5 JP2001005776A5 (enExample) 2007-06-14
JP4761487B2 true JP4761487B2 (ja) 2011-08-31

Family

ID=3814250

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000131103A Expired - Fee Related JP4761487B2 (ja) 1999-04-29 2000-04-28 バスアーキテクチャ及びそれを用いた情報処理装置

Country Status (5)

Country Link
US (1) US6662256B1 (enExample)
EP (1) EP1049021B1 (enExample)
JP (1) JP4761487B2 (enExample)
AU (1) AUPQ005099A0 (enExample)
DE (1) DE60041300D1 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6934785B2 (en) * 2000-12-22 2005-08-23 Micron Technology, Inc. High speed interface with looped bus
US7032134B2 (en) * 2001-03-28 2006-04-18 Intel Corporation Microprocessor design support for computer system and platform validation
TW589825B (en) * 2001-07-02 2004-06-01 Globespan Virata Corp Communications system using rings architecture
US20030172190A1 (en) * 2001-07-02 2003-09-11 Globespanvirata Incorporated Communications system using rings architecture
JP4838458B2 (ja) * 2001-09-13 2011-12-14 富士通セミコンダクター株式会社 半導体装置
KR100477641B1 (ko) * 2002-01-15 2005-03-23 삼성전자주식회사 버스 시스템 및 그 데이터 전송경로 결정방법
US7113488B2 (en) * 2002-04-24 2006-09-26 International Business Machines Corporation Reconfigurable circular bus
US7360007B2 (en) * 2002-08-30 2008-04-15 Intel Corporation System including a segmentable, shared bus
US20070027485A1 (en) * 2005-07-29 2007-02-01 Kallmyer Todd A Implantable medical device bus system and method
KR101293365B1 (ko) 2005-09-30 2013-08-05 모사이드 테크놀로지스 인코퍼레이티드 출력 제어 메모리
US20070076502A1 (en) 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US7652922B2 (en) 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
US20080263248A1 (en) * 2007-04-20 2008-10-23 Harriman David J Multi-drop extension for a communication protocol
US9035957B1 (en) * 2007-08-15 2015-05-19 Nvidia Corporation Pipeline debug statistics system and method
DE102010003521A1 (de) * 2010-03-31 2011-10-06 Robert Bosch Gmbh Modulare Struktur zur Datenverarbeitung
EP2372490A1 (en) * 2010-03-31 2011-10-05 Robert Bosch GmbH Circuit arrangement for a data processing system and method for data processing
US11127110B2 (en) * 2017-03-01 2021-09-21 Arm Limited Data processing systems
CN111522757B (zh) * 2020-04-23 2023-08-22 上海琪云工业科技有限公司 一种基于i2c总线的中断读取与清除的控制方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4378589A (en) * 1976-12-27 1983-03-29 International Business Machines Corporation Undirectional looped bus microcomputer architecture
US4263736A (en) * 1978-10-11 1981-04-28 Colorado Time Systems, Inc. Modular display system
US4356404A (en) * 1981-05-26 1982-10-26 Gte Automatic Electric Labs Inc. Circuit for equipping a variable number of bus units on a closed loop bus
US4641308A (en) * 1984-01-03 1987-02-03 Texas Instruments Incorporated Method of internal self-test of microprocessor using microcode
US4816993A (en) * 1984-12-24 1989-03-28 Hitachi, Ltd. Parallel processing computer including interconnected operation units
DE3603751A1 (de) * 1986-02-06 1987-08-13 Siemens Ag Informationsuebergabesystem zur uebergabe von binaeren informationen
FR2605768B1 (fr) * 1986-10-23 1989-05-05 Bull Sa Dispositif de commande de bus constitue par plusieurs segments isolables
US4916647A (en) * 1987-06-26 1990-04-10 Daisy Systems Corporation Hardwired pipeline processor for logic simulation
JPH0646413B2 (ja) * 1987-08-10 1994-06-15 日本電気株式会社 デ−タ処理プロセッサ
US5119481A (en) * 1987-12-22 1992-06-02 Kendall Square Research Corporation Register bus multiprocessor system with shift
JPH01274539A (ja) * 1988-04-27 1989-11-02 Fujitsu Ltd リングネットワーク
US5347515A (en) * 1992-03-27 1994-09-13 Pittway Corporation Method and apparatus for global polling having contention-based address identification
US5375097A (en) * 1993-06-29 1994-12-20 Reddy; Chitranjan N. Segmented bus architecture for improving speed in integrated circuit memories
GB9510509D0 (en) * 1995-05-24 1995-07-19 Thomson Consumer Electronics A digital data bus system including arbitration
JPH0991262A (ja) * 1995-09-20 1997-04-04 Fuji Xerox Co Ltd マルチプロセッサシステム
JP3202648B2 (ja) * 1997-04-11 2001-08-27 甲府日本電気株式会社 データ転送装置およびデータ転送システム

Also Published As

Publication number Publication date
EP1049021B1 (en) 2009-01-07
JP2001005776A (ja) 2001-01-12
EP1049021A3 (en) 2004-01-21
EP1049021A2 (en) 2000-11-02
AUPQ005099A0 (en) 1999-05-20
US6662256B1 (en) 2003-12-09
DE60041300D1 (de) 2009-02-26

Similar Documents

Publication Publication Date Title
JP4761487B2 (ja) バスアーキテクチャ及びそれを用いた情報処理装置
KR100188990B1 (ko) 데이타 중계 장치 및 이것을 이용한 비디오 게임 장치
US8730248B2 (en) Multi-graphics processor system, graphics processor and data transfer method
JP2011170868A (ja) 改善された計算アーキテクチャ用パイプライン加速器、関連システム、並びに、方法
JP7104448B2 (ja) 二値化アルゴリズムに基づくアクセラレーション制御システム、チップ及びロボット
JPH077374B2 (ja) インタフェース回路
JP2002530744A (ja) 多重レベル接続識別を備えた通信のシステムおよび方法
US6766386B2 (en) Method and interface for improved efficiency in performing bus-to-bus read data transfers
CN100363912C (zh) 集成电路、使用它的图像输入输出装置及其方法
US7660924B2 (en) Semiconductor integrated circuit device which executes data transfer between a plurality of devices connected over network, and data transfer method
US7054979B2 (en) Method and apparatus for routing configuration accesses from a primary port to a plurality of secondary ports
JPH06214945A (ja) コンピュータシステム及び情報の高速転送方法
AU749664B2 (en) Sequential bus architecture
KR100591243B1 (ko) 온-칩 직렬 주변장치 버스 시스템 및 그 운용방법
US7472212B2 (en) Multi CPU system
US7412624B1 (en) Methods and apparatus for debugging a system with a hung data bus
US6442643B1 (en) System and method for resolving data transfer incompatibilities between PCI and Non-PCI buses
JP2008502977A (ja) バス・コントローラのための割り込み方式
JPH05342172A (ja) マルチプロセッサシステム
US20020069311A1 (en) Bus control device
JP7265953B2 (ja) 通信制御システムおよび情報処理装置
JP2820054B2 (ja) バスインタフェース装置
JP2638505B2 (ja) バスインタフェース装置
JPH11282888A (ja) システム仕様記述に基づいて設計されるシステムでのデータ通信方法、割込コントローラ合成方法及びインターフェイス回路合成方法
JPH07334453A (ja) メモリアクセスシステム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070426

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070426

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20070426

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080814

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100225

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100326

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100525

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101001

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101129

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110603

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110606

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140617

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees