AUPQ005099A0 - Sequential bus architecture - Google Patents

Sequential bus architecture

Info

Publication number
AUPQ005099A0
AUPQ005099A0 AUPQ0050A AUPQ005099A AUPQ005099A0 AU PQ005099 A0 AUPQ005099 A0 AU PQ005099A0 AU PQ0050 A AUPQ0050 A AU PQ0050A AU PQ005099 A AUPQ005099 A AU PQ005099A AU PQ005099 A0 AUPQ005099 A0 AU PQ005099A0
Authority
AU
Australia
Prior art keywords
bus architecture
sequential bus
sequential
architecture
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AUPQ0050A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to AUPQ0050A priority Critical patent/AUPQ005099A0/en
Publication of AUPQ005099A0 publication Critical patent/AUPQ005099A0/en
Priority to US09/553,856 priority patent/US6662256B1/en
Priority to AU30112/00A priority patent/AU749664B2/en
Priority to DE60041300T priority patent/DE60041300D1/de
Priority to EP00303602A priority patent/EP1049021B1/en
Priority to JP2000131103A priority patent/JP4761487B2/ja
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus
    • G06F13/4256Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Tests Of Electronic Circuits (AREA)
AUPQ0050A 1999-04-29 1999-04-29 Sequential bus architecture Abandoned AUPQ005099A0 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
AUPQ0050A AUPQ005099A0 (en) 1999-04-29 1999-04-29 Sequential bus architecture
US09/553,856 US6662256B1 (en) 1999-04-29 2000-04-21 Sequential bus architecture
AU30112/00A AU749664B2 (en) 1999-04-29 2000-04-26 Sequential bus architecture
DE60041300T DE60041300D1 (de) 1999-04-29 2000-04-28 Sequentielle Bus-Architektur
EP00303602A EP1049021B1 (en) 1999-04-29 2000-04-28 Sequential bus architecture
JP2000131103A JP4761487B2 (ja) 1999-04-29 2000-04-28 バスアーキテクチャ及びそれを用いた情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AUPQ0050A AUPQ005099A0 (en) 1999-04-29 1999-04-29 Sequential bus architecture

Publications (1)

Publication Number Publication Date
AUPQ005099A0 true AUPQ005099A0 (en) 1999-05-20

Family

ID=3814250

Family Applications (1)

Application Number Title Priority Date Filing Date
AUPQ0050A Abandoned AUPQ005099A0 (en) 1999-04-29 1999-04-29 Sequential bus architecture

Country Status (5)

Country Link
US (1) US6662256B1 (enExample)
EP (1) EP1049021B1 (enExample)
JP (1) JP4761487B2 (enExample)
AU (1) AUPQ005099A0 (enExample)
DE (1) DE60041300D1 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6934785B2 (en) * 2000-12-22 2005-08-23 Micron Technology, Inc. High speed interface with looped bus
US7032134B2 (en) * 2001-03-28 2006-04-18 Intel Corporation Microprocessor design support for computer system and platform validation
TW589825B (en) * 2001-07-02 2004-06-01 Globespan Virata Corp Communications system using rings architecture
US20030172190A1 (en) * 2001-07-02 2003-09-11 Globespanvirata Incorporated Communications system using rings architecture
JP4838458B2 (ja) * 2001-09-13 2011-12-14 富士通セミコンダクター株式会社 半導体装置
KR100477641B1 (ko) * 2002-01-15 2005-03-23 삼성전자주식회사 버스 시스템 및 그 데이터 전송경로 결정방법
US7113488B2 (en) * 2002-04-24 2006-09-26 International Business Machines Corporation Reconfigurable circular bus
US7360007B2 (en) * 2002-08-30 2008-04-15 Intel Corporation System including a segmentable, shared bus
US20070027485A1 (en) * 2005-07-29 2007-02-01 Kallmyer Todd A Implantable medical device bus system and method
KR101293365B1 (ko) 2005-09-30 2013-08-05 모사이드 테크놀로지스 인코퍼레이티드 출력 제어 메모리
US20070076502A1 (en) 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US7652922B2 (en) 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
US20080263248A1 (en) * 2007-04-20 2008-10-23 Harriman David J Multi-drop extension for a communication protocol
US9035957B1 (en) * 2007-08-15 2015-05-19 Nvidia Corporation Pipeline debug statistics system and method
DE102010003521A1 (de) * 2010-03-31 2011-10-06 Robert Bosch Gmbh Modulare Struktur zur Datenverarbeitung
EP2372490A1 (en) * 2010-03-31 2011-10-05 Robert Bosch GmbH Circuit arrangement for a data processing system and method for data processing
US11127110B2 (en) * 2017-03-01 2021-09-21 Arm Limited Data processing systems
CN111522757B (zh) * 2020-04-23 2023-08-22 上海琪云工业科技有限公司 一种基于i2c总线的中断读取与清除的控制方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4378589A (en) * 1976-12-27 1983-03-29 International Business Machines Corporation Undirectional looped bus microcomputer architecture
US4263736A (en) * 1978-10-11 1981-04-28 Colorado Time Systems, Inc. Modular display system
US4356404A (en) * 1981-05-26 1982-10-26 Gte Automatic Electric Labs Inc. Circuit for equipping a variable number of bus units on a closed loop bus
US4641308A (en) * 1984-01-03 1987-02-03 Texas Instruments Incorporated Method of internal self-test of microprocessor using microcode
US4816993A (en) * 1984-12-24 1989-03-28 Hitachi, Ltd. Parallel processing computer including interconnected operation units
DE3603751A1 (de) * 1986-02-06 1987-08-13 Siemens Ag Informationsuebergabesystem zur uebergabe von binaeren informationen
FR2605768B1 (fr) * 1986-10-23 1989-05-05 Bull Sa Dispositif de commande de bus constitue par plusieurs segments isolables
US4916647A (en) * 1987-06-26 1990-04-10 Daisy Systems Corporation Hardwired pipeline processor for logic simulation
JPH0646413B2 (ja) * 1987-08-10 1994-06-15 日本電気株式会社 デ−タ処理プロセッサ
US5119481A (en) * 1987-12-22 1992-06-02 Kendall Square Research Corporation Register bus multiprocessor system with shift
JPH01274539A (ja) * 1988-04-27 1989-11-02 Fujitsu Ltd リングネットワーク
US5347515A (en) * 1992-03-27 1994-09-13 Pittway Corporation Method and apparatus for global polling having contention-based address identification
US5375097A (en) * 1993-06-29 1994-12-20 Reddy; Chitranjan N. Segmented bus architecture for improving speed in integrated circuit memories
GB9510509D0 (en) * 1995-05-24 1995-07-19 Thomson Consumer Electronics A digital data bus system including arbitration
JPH0991262A (ja) * 1995-09-20 1997-04-04 Fuji Xerox Co Ltd マルチプロセッサシステム
JP3202648B2 (ja) * 1997-04-11 2001-08-27 甲府日本電気株式会社 データ転送装置およびデータ転送システム

Also Published As

Publication number Publication date
EP1049021B1 (en) 2009-01-07
JP2001005776A (ja) 2001-01-12
EP1049021A3 (en) 2004-01-21
EP1049021A2 (en) 2000-11-02
US6662256B1 (en) 2003-12-09
JP4761487B2 (ja) 2011-08-31
DE60041300D1 (de) 2009-02-26

Similar Documents

Publication Publication Date Title
AU2297001A (en) Telestrator system
AU6197600A (en) Tactiovisual distance-to-exit exit-finding system
AU1173201A (en) Skin-gripper
AU3092999A (en) Digital-timeshare-exchange
AUPQ005099A0 (en) Sequential bus architecture
AU5869900A (en) Uv-imager system
AU5691800A (en) Structure
AU5967600A (en) Candystraw
AU7514700A (en) Cyanopiperidines
AU4115400A (en) Short-circuiter
AU6335000A (en) Depthimeter
AU6440900A (en) Homogentisate-dioxygenase
AU2023701A (en) Sketcher
AU2699800A (en) Organoceramics
AU2804600A (en) Arylaminoalkylamides
AU2201501A (en) Structure
AU6098300A (en) Follistatin-3
AU4916900A (en) Benzofuranylsulfonates
AU2001276017A1 (en) Event bus architecture
AU3191100A (en) Ligand-bonded complex
AU4561600A (en) Benzofuranylaminoalcohols
AU6001200A (en) Expression system
AU1901801A (en) Glucofuranoses
AU4435300A (en) Hula-hoop
AU1915601A (en) Periotome