JP4726210B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4726210B2 JP4726210B2 JP2005238191A JP2005238191A JP4726210B2 JP 4726210 B2 JP4726210 B2 JP 4726210B2 JP 2005238191 A JP2005238191 A JP 2005238191A JP 2005238191 A JP2005238191 A JP 2005238191A JP 4726210 B2 JP4726210 B2 JP 4726210B2
- Authority
- JP
- Japan
- Prior art keywords
- external terminal
- semiconductor device
- resin
- lead
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
第2外部端子側の第1外部端子の側面の段差の凸部上に更なる突出部を部分的に形成し、
第2外部端子側の第1外部端子の側面の段差の凸部上のうち、前記更なる突出部が形成されていない部分と、第1外部端子側の第2外部端子の側面とが対向し、前記更なる突出部と、第1外部端子側の第2外部端子の側面とが対向しないように、前記更なる突出部を配置したことを特徴とする半導体装置が提供される。
2 第1外部端子
2a,2b,2c 側面
2a1,2b1,2c1 凸部
2a2,2b2,2c2 凹部
2a1a,2a1b 更なる突出部
2a1c 更なる突出部が形成されていない部分
3 第2外部端子
4 内部端子
5 樹脂
Claims (3)
- 半導体素子の下面と第1外部端子とを接続し、前記半導体素子の上面と第2外部端子とを内部端子を介して接続し、前記半導体素子と前記内部端子と前記第1外部端子の一部と前記第2外部端子の一部とを樹脂によって封止し、前記第1外部端子の下面と前記第2外部端子の下面と前記樹脂の下面とを同一平面上に配置し、前記第1外部端子の下面を前記第1外部端子の上面より小さくし、凸部と凹部とを備えた段差を前記第1外部端子の側面に形成した半導体装置において、
第2外部端子側の第1外部端子の側面の段差の凸部上に更なる突出部を部分的に形成し、
第2外部端子側の第1外部端子の側面の段差の凸部上のうち、前記更なる突出部が形成されていない部分と、第1外部端子側の第2外部端子の側面とが対向し、前記更なる突出部と、第1外部端子側の第2外部端子の側面とが対向しないように、前記更なる突出部を配置したことを特徴とする半導体装置。 - 前記更なる突出部が形成されていない部分を、2つの更なる突出部の間に配置したことを特徴とする請求項1に記載の半導体装置。
- 前記更なる突出部が形成されていない部分の幅を、第1外部端子側の第2外部端子の側面の幅より大きくしたことを特徴とする請求項2に記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005238191A JP4726210B2 (ja) | 2005-08-19 | 2005-08-19 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005238191A JP4726210B2 (ja) | 2005-08-19 | 2005-08-19 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007053275A JP2007053275A (ja) | 2007-03-01 |
JP4726210B2 true JP4726210B2 (ja) | 2011-07-20 |
Family
ID=37917511
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005238191A Active JP4726210B2 (ja) | 2005-08-19 | 2005-08-19 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4726210B2 (ja) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63950B2 (ja) * | 1985-09-06 | 1988-01-09 | Hitachi Ltd | |
JP2003133497A (ja) * | 2001-10-29 | 2003-05-09 | Toshiba Components Co Ltd | 薄型半導体素子 |
-
2005
- 2005-08-19 JP JP2005238191A patent/JP4726210B2/ja active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63950B2 (ja) * | 1985-09-06 | 1988-01-09 | Hitachi Ltd | |
JP2003133497A (ja) * | 2001-10-29 | 2003-05-09 | Toshiba Components Co Ltd | 薄型半導体素子 |
Also Published As
Publication number | Publication date |
---|---|
JP2007053275A (ja) | 2007-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6193510B2 (ja) | リードフレーム、半導体装置、リードフレームの製造方法、および半導体装置の製造方法 | |
TWI278980B (en) | Lead frame and semiconductor package therefor | |
TWI611535B (zh) | 半導體裝置 | |
JP5136458B2 (ja) | 半導体パッケージ及びその製造方法 | |
JP2010192847A (ja) | リードフレーム及びこれを用いた半導体パッケージの製造方法 | |
JP2008016469A (ja) | 半導体装置 | |
JP4203925B2 (ja) | 樹脂封止型半導体装置 | |
JP2001177035A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP4726210B2 (ja) | 半導体装置 | |
JP4111199B2 (ja) | 半導体パッケージ、及びこれを回路基板に実装する方法 | |
JP6080305B2 (ja) | 半導体装置の製造方法、半導体装置及びリードフレーム | |
JP4745185B2 (ja) | 半導体回路モジュールの製造方法 | |
JP2018082069A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2000196005A (ja) | 半導体装置 | |
JP2010040846A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP6677080B2 (ja) | 半導体装置の製造方法 | |
JP7285225B2 (ja) | リードフレーム及びその製造方法 | |
JP5233973B2 (ja) | モールドパッケージの製造方法 | |
JP2005303107A (ja) | リードフレームおよび半導体装置並びにそれらの製造方法 | |
WO2021020456A1 (ja) | 半導体パッケージおよび半導体装置 | |
JP3819787B2 (ja) | 混成集積回路装置およびその製造方法 | |
JP2024046599A (ja) | 半導体装置 | |
JP5845085B2 (ja) | 樹脂封止型パワー半導体モジュール及びその製造方法 | |
JP2006049682A (ja) | 半導体装置及びその製造方法 | |
JP2003100958A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080528 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20101224 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110106 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110209 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110407 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110411 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4726210 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140422 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |