JP4638030B2 - セルフアライメントコンタクトホールを形成するためのエッチング方法 - Google Patents

セルフアライメントコンタクトホールを形成するためのエッチング方法 Download PDF

Info

Publication number
JP4638030B2
JP4638030B2 JP2000526965A JP2000526965A JP4638030B2 JP 4638030 B2 JP4638030 B2 JP 4638030B2 JP 2000526965 A JP2000526965 A JP 2000526965A JP 2000526965 A JP2000526965 A JP 2000526965A JP 4638030 B2 JP4638030 B2 JP 4638030B2
Authority
JP
Japan
Prior art keywords
etching
nitride
layer
contact hole
oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000526965A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002500442A (ja
JP2002500442A5 (enExample
Inventor
フラナー・ジャネット・エム．
マークウェツ・リンダ・エヌ．
クック・ジョエル・エム．
モリー・イアン・ジェイ．
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corp filed Critical Lam Research Corp
Publication of JP2002500442A publication Critical patent/JP2002500442A/ja
Publication of JP2002500442A5 publication Critical patent/JP2002500442A5/ja
Application granted granted Critical
Publication of JP4638030B2 publication Critical patent/JP4638030B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2000526965A 1997-12-29 1998-12-11 セルフアライメントコンタクトホールを形成するためのエッチング方法 Expired - Fee Related JP4638030B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/998,954 US6165910A (en) 1997-12-29 1997-12-29 Self-aligned contacts for semiconductor device
US08/998,954 1997-12-29
PCT/US1998/026503 WO1999034426A1 (en) 1997-12-29 1998-12-11 Self-aligned contacts for semiconductor device

Publications (3)

Publication Number Publication Date
JP2002500442A JP2002500442A (ja) 2002-01-08
JP2002500442A5 JP2002500442A5 (enExample) 2006-06-08
JP4638030B2 true JP4638030B2 (ja) 2011-02-23

Family

ID=25545701

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000526965A Expired - Fee Related JP4638030B2 (ja) 1997-12-29 1998-12-11 セルフアライメントコンタクトホールを形成するためのエッチング方法

Country Status (7)

Country Link
US (1) US6165910A (enExample)
EP (1) EP1042797A1 (enExample)
JP (1) JP4638030B2 (enExample)
KR (1) KR100595866B1 (enExample)
IL (1) IL137016A (enExample)
TW (1) TW399240B (enExample)
WO (1) WO1999034426A1 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6638843B1 (en) * 2000-03-23 2003-10-28 Micron Technology, Inc. Method for forming a silicide gate stack for use in a self-aligned contact etch
US6797639B2 (en) 2000-11-01 2004-09-28 Applied Materials Inc. Dielectric etch chamber with expanded process window
US6403491B1 (en) * 2000-11-01 2002-06-11 Applied Materials, Inc. Etch method using a dielectric etch chamber with expanded process window
US6452033B1 (en) * 2002-02-11 2002-09-17 Dow Corning Corporation Method of making N-[2-aminoethyl] aminoalkylalkoxysilanes with ethyenediamine salt recycle
KR100576463B1 (ko) * 2003-12-24 2006-05-08 주식회사 하이닉스반도체 반도체소자의 콘택 형성방법
US7164095B2 (en) * 2004-07-07 2007-01-16 Noritsu Koki Co., Ltd. Microwave plasma nozzle with enhanced plume stability and heating efficiency
US20060021980A1 (en) * 2004-07-30 2006-02-02 Lee Sang H System and method for controlling a power distribution within a microwave cavity
US7806077B2 (en) 2004-07-30 2010-10-05 Amarante Technologies, Inc. Plasma nozzle array for providing uniform scalable microwave plasma generation
US7271363B2 (en) * 2004-09-01 2007-09-18 Noritsu Koki Co., Ltd. Portable microwave plasma systems including a supply line for gas and microwaves
US7189939B2 (en) * 2004-09-01 2007-03-13 Noritsu Koki Co., Ltd. Portable microwave plasma discharge unit
US20060052883A1 (en) * 2004-09-08 2006-03-09 Lee Sang H System and method for optimizing data acquisition of plasma using a feedback control module
US7456097B1 (en) * 2004-11-30 2008-11-25 National Semiconductor Corporation System and method for faceting via top corners to improve metal fill
US7740736B2 (en) * 2006-06-08 2010-06-22 Lam Research Corporation Methods and apparatus for preventing plasma un-confinement events in a plasma processing chamber
JP6521848B2 (ja) * 2015-01-16 2019-05-29 東京エレクトロン株式会社 エッチング方法
JP6550278B2 (ja) * 2015-06-24 2019-07-24 東京エレクトロン株式会社 エッチング方法
US10217707B2 (en) * 2016-09-16 2019-02-26 International Business Machines Corporation Trench contact resistance reduction

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1168762A (en) * 1981-06-22 1984-06-05 Osamu Michikami Method of fabrication for josephson tunnel junction
KR0129663B1 (ko) * 1988-01-20 1998-04-06 고다까 토시오 에칭 장치 및 방법
US4987099A (en) * 1989-12-29 1991-01-22 North American Philips Corp. Method for selectively filling contacts or vias or various depths with CVD tungsten
US4980304A (en) * 1990-02-20 1990-12-25 At&T Bell Laboratories Process for fabricating a bipolar transistor with a self-aligned contact
JPH0590221A (ja) * 1991-02-20 1993-04-09 Canon Inc 珪素化合物膜のエツチング方法及び該方法を利用した物品の形成方法
KR100297358B1 (ko) * 1991-07-23 2001-11-30 히가시 데쓰로 플라즈마에칭장치
US5286344A (en) * 1992-06-15 1994-02-15 Micron Technology, Inc. Process for selectively etching a layer of silicon dioxide on an underlying stop layer of silicon nitride
US5286667A (en) * 1992-08-11 1994-02-15 Taiwan Semiconductor Manufacturing Company Modified and robust self-aligning contact process
TW273067B (enExample) * 1993-10-04 1996-03-21 Tokyo Electron Co Ltd
US5798016A (en) * 1994-03-08 1998-08-25 International Business Machines Corporation Apparatus for hot wall reactive ion etching using a dielectric or metallic liner with temperature control to achieve process stability
JPH0817796A (ja) * 1994-06-28 1996-01-19 Hitachi Ltd ドライエッチング装置とその方法および半導体装置
US5643394A (en) * 1994-09-16 1997-07-01 Applied Materials, Inc. Gas injection slit nozzle for a plasma process reactor
DE4444325C2 (de) 1994-12-13 1998-04-30 Gogas Goch Gmbh & Co Heizstrahler
JP3215320B2 (ja) * 1996-03-22 2001-10-02 株式会社東芝 半導体装置の製造方法
US5783496A (en) * 1996-03-29 1998-07-21 Lam Research Corporation Methods and apparatus for etching self-aligned contacts
US5843847A (en) * 1996-04-29 1998-12-01 Applied Materials, Inc. Method for etching dielectric layers with high selectivity and low microloading
JPH10261628A (ja) * 1996-10-24 1998-09-29 Hyundai Electron Ind Co Ltd 半導体素子のコンタクトホール製造方法
JP2988455B2 (ja) * 1997-10-15 1999-12-13 日本電気株式会社 プラズマエッチング方法

Also Published As

Publication number Publication date
IL137016A (en) 2003-05-29
WO1999034426A1 (en) 1999-07-08
US6165910A (en) 2000-12-26
JP2002500442A (ja) 2002-01-08
EP1042797A1 (en) 2000-10-11
KR20010033646A (ko) 2001-04-25
KR100595866B1 (ko) 2006-07-03
IL137016A0 (en) 2001-06-14
TW399240B (en) 2000-07-21

Similar Documents

Publication Publication Date Title
US5783496A (en) Methods and apparatus for etching self-aligned contacts
JP4638030B2 (ja) セルフアライメントコンタクトホールを形成するためのエッチング方法
JP4657458B2 (ja) 低容量の誘電体層をエッチングするための技術
US20060043066A1 (en) Processes for pre-tapering silicon or silicon-germanium prior to etching shallow trenches
US5980768A (en) Methods and apparatus for removing photoresist mask defects in a plasma reactor
US5827437A (en) Multi-step metallization etch
WO1999033097A1 (en) Improved techniques for etching an oxide layer
JP2005508078A (ja) 高アスペクト比形態のエッチング方法
KR100762524B1 (ko) 반도체장치의 제조방법
US20050023242A1 (en) Method for bilayer resist plasma etch
KR20030087637A (ko) 유기계 절연막의 에칭 방법 및 이중 상감 방법
JP4451934B2 (ja) 導電層をエッチングする方法及び集積回路
JP4351806B2 (ja) フォトレジストマスクを使用してエッチングするための改良技術
KR100782632B1 (ko) 절연막의 에칭 방법
US6010967A (en) Plasma etching methods
JP2002520848A (ja) ２ステップ自己整合コンタクトエッチング
US6133153A (en) Self-aligned contacts for semiconductor device
JP5058406B2 (ja) 半導体装置の製造方法
US7521362B2 (en) Methods for the optimization of ion energy control in a plasma processing system
JP4577328B2 (ja) 半導体装置の製造方法
US5908320A (en) High selectivity BPSG:TiSi2 contact etch process
JPH09162172A (ja) エッチングダメージの除去方法
US5904862A (en) Methods for etching borophosphosilicate glass
TW202115791A (zh) 形成半導體結構的方法、形成絕緣層上半導體（soi）基底的方法以及半導體結構
JP3500178B2 (ja) ドライエッチング方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051209

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060410

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081219

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090106

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20090402

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090409

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090702

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100511

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100803

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100824

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101005

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20101102

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20101125

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131203

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees