JP4621718B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP4621718B2 JP4621718B2 JP2007233908A JP2007233908A JP4621718B2 JP 4621718 B2 JP4621718 B2 JP 4621718B2 JP 2007233908 A JP2007233908 A JP 2007233908A JP 2007233908 A JP2007233908 A JP 2007233908A JP 4621718 B2 JP4621718 B2 JP 4621718B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- line
- pattern
- resist
- space
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
- H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
- H10P76/408—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes
- H10P76/4085—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes characterised by the processes involved to create the masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
- H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
- H10P76/408—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes
- H10P76/4088—Processes for improving the resolution of the masks
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007233908A JP4621718B2 (ja) | 2007-09-10 | 2007-09-10 | 半導体装置の製造方法 |
| US12/208,010 US20090191712A1 (en) | 2007-09-10 | 2008-09-10 | Manufacturing method of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007233908A JP4621718B2 (ja) | 2007-09-10 | 2007-09-10 | 半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009065093A JP2009065093A (ja) | 2009-03-26 |
| JP2009065093A5 JP2009065093A5 (https=) | 2009-10-22 |
| JP4621718B2 true JP4621718B2 (ja) | 2011-01-26 |
Family
ID=40559382
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007233908A Expired - Fee Related JP4621718B2 (ja) | 2007-09-10 | 2007-09-10 | 半導体装置の製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20090191712A1 (https=) |
| JP (1) | JP4621718B2 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4901898B2 (ja) | 2009-03-30 | 2012-03-21 | 株式会社東芝 | 半導体装置の製造方法 |
| US9337197B1 (en) * | 2014-10-28 | 2016-05-10 | Globalfoundries Inc. | Semiconductor structure having FinFET ultra thin body and methods of fabrication thereof |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0472622A (ja) * | 1990-07-13 | 1992-03-06 | Hitachi Ltd | 半導体装置およびその製造方法 |
| JPH08306698A (ja) * | 1995-05-10 | 1996-11-22 | Casio Comput Co Ltd | パターン形成方法 |
| JP2002280388A (ja) * | 2001-03-15 | 2002-09-27 | Toshiba Corp | 半導体装置の製造方法 |
| DE10142590A1 (de) * | 2001-08-31 | 2003-04-03 | Infineon Technologies Ag | Verfahren zur Seitenwandverstärkung von Resiststrukturen und zur Herstellung von Strukturen mit reduzierter Strukturgröße |
| JP2004014652A (ja) * | 2002-06-04 | 2004-01-15 | Ricoh Co Ltd | 微細パターンの形成方法 |
| US6867116B1 (en) * | 2003-11-10 | 2005-03-15 | Macronix International Co., Ltd. | Fabrication method of sub-resolution pitch for integrated circuits |
| US7183205B2 (en) * | 2004-06-08 | 2007-02-27 | Macronix International Co., Ltd. | Method of pitch dimension shrinkage |
| US7465525B2 (en) * | 2005-05-10 | 2008-12-16 | Lam Research Corporation | Reticle alignment and overlay for multiple reticle process |
| JP4652140B2 (ja) * | 2005-06-21 | 2011-03-16 | 東京エレクトロン株式会社 | プラズマエッチング方法、制御プログラム、コンピュータ記憶媒体 |
-
2007
- 2007-09-10 JP JP2007233908A patent/JP4621718B2/ja not_active Expired - Fee Related
-
2008
- 2008-09-10 US US12/208,010 patent/US20090191712A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| JP2009065093A (ja) | 2009-03-26 |
| US20090191712A1 (en) | 2009-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100640640B1 (ko) | 미세 피치의 하드마스크를 이용한 반도체 소자의 미세 패턴형성 방법 | |
| TWI356446B (en) | Methods to reduce the critical dimension of semico | |
| CN101335182B (zh) | 在半导体器件中形成细微图案的方法 | |
| JP5492381B2 (ja) | ダブルパターニング工程を用いる半導体素子の微細パターン形成方法 | |
| JP5122106B2 (ja) | 炭素含有膜エッチング方法及びこれを利用した半導体素子の製造方法 | |
| CN101383273B (zh) | 制造半导体器件的方法 | |
| JP2009152243A (ja) | 半導体装置の製造方法 | |
| TWI335615B (en) | Method for fabricating semiconductor device using arf photolithography capable of protecting tapered profile of hard mask | |
| US8222152B2 (en) | Method for fabricating hole pattern | |
| JP5100198B2 (ja) | 半導体素子の微細パターンの形成方法 | |
| US20090068842A1 (en) | Method for forming micropatterns in semiconductor device | |
| JP4621718B2 (ja) | 半導体装置の製造方法 | |
| CN100550320C (zh) | 制造半导体器件的方法 | |
| JP5164446B2 (ja) | 半導体素子の微細パターン形成方法 | |
| JP2009094379A (ja) | 半導体装置の製造方法 | |
| JPWO2007116515A1 (ja) | 半導体装置及びその製造方法、ドライエッチング方法、配線材料の作製方法、並びにエッチング装置 | |
| CN101303971A (zh) | 在半导体器件中形成硬掩模图案的方法 | |
| JP2010087298A (ja) | 半導体装置の製造方法 | |
| JP2002026020A (ja) | 半導体装置の製造方法 | |
| KR100912958B1 (ko) | 반도체 소자의 미세 패턴 제조 방법 | |
| JP2006032801A (ja) | 半導体装置の製造方法 | |
| KR20050068363A (ko) | 하드 마스크를 이용한 미세 패턴 형성 방법 | |
| JP4768732B2 (ja) | 半導体装置及びその製造方法、ドライエッチング方法、配線材料の作製方法、並びにエッチング装置 | |
| KR101103809B1 (ko) | 반도체 소자의 제조 방법 | |
| JP4642795B2 (ja) | 窒化膜サイドウォール付きゲートの形成方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090909 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090909 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100316 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100517 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20100517 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100706 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100809 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101005 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101101 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131105 Year of fee payment: 3 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 4621718 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131105 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |