JP4554292B2 - 薄膜トランジスタの作製方法 - Google Patents

薄膜トランジスタの作製方法 Download PDF

Info

Publication number
JP4554292B2
JP4554292B2 JP2004211354A JP2004211354A JP4554292B2 JP 4554292 B2 JP4554292 B2 JP 4554292B2 JP 2004211354 A JP2004211354 A JP 2004211354A JP 2004211354 A JP2004211354 A JP 2004211354A JP 4554292 B2 JP4554292 B2 JP 4554292B2
Authority
JP
Japan
Prior art keywords
semiconductor layer
semi
amorphous semiconductor
manufacturing
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004211354A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005150685A (ja
JP2005150685A5 (https=
Inventor
舜平 山崎
馨太郎 今井
慎志 前川
誠 古野
理 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2004211354A priority Critical patent/JP4554292B2/ja
Publication of JP2005150685A publication Critical patent/JP2005150685A/ja
Publication of JP2005150685A5 publication Critical patent/JP2005150685A5/ja
Application granted granted Critical
Publication of JP4554292B2 publication Critical patent/JP4554292B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Electroluminescent Light Sources (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)
JP2004211354A 2003-07-18 2004-07-20 薄膜トランジスタの作製方法 Expired - Fee Related JP4554292B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004211354A JP4554292B2 (ja) 2003-07-18 2004-07-20 薄膜トランジスタの作製方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2003277144 2003-07-18
JP2003361289 2003-10-21
JP2004211354A JP4554292B2 (ja) 2003-07-18 2004-07-20 薄膜トランジスタの作製方法

Publications (3)

Publication Number Publication Date
JP2005150685A JP2005150685A (ja) 2005-06-09
JP2005150685A5 JP2005150685A5 (https=) 2007-06-14
JP4554292B2 true JP4554292B2 (ja) 2010-09-29

Family

ID=34704840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004211354A Expired - Fee Related JP4554292B2 (ja) 2003-07-18 2004-07-20 薄膜トランジスタの作製方法

Country Status (1)

Country Link
JP (1) JP4554292B2 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8900970B2 (en) 2006-04-28 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device using a flexible substrate
JP5117001B2 (ja) * 2006-07-07 2013-01-09 株式会社ジャパンディスプレイイースト 有機el表示装置
US8330887B2 (en) * 2007-07-27 2012-12-11 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and electronic device
JP2009071289A (ja) * 2007-08-17 2009-04-02 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
US8101444B2 (en) * 2007-08-17 2012-01-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
KR101484297B1 (ko) * 2007-08-31 2015-01-19 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시장치 및 표시장치의 제작방법
US20090141004A1 (en) 2007-12-03 2009-06-04 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
JP5498711B2 (ja) * 2008-03-01 2014-05-21 株式会社半導体エネルギー研究所 薄膜トランジスタ
JP5602389B2 (ja) * 2008-05-16 2014-10-08 株式会社半導体エネルギー研究所 薄膜トランジスタ
JP5518366B2 (ja) * 2008-05-16 2014-06-11 株式会社半導体エネルギー研究所 薄膜トランジスタ
WO2010047217A1 (en) * 2008-10-24 2010-04-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0682839B2 (ja) * 1984-08-21 1994-10-19 セイコー電子工業株式会社 表示用パネルの製造方法
JP3238020B2 (ja) * 1994-09-16 2001-12-10 株式会社東芝 アクティブマトリクス表示装置の製造方法
KR0171984B1 (ko) * 1995-12-11 1999-03-30 김주용 박막 트랜지스터의 자기 정렬 노광 방법
JP2915397B1 (ja) * 1998-05-01 1999-07-05 インターナショナル・ビジネス・マシーンズ・コーポレイション バックチャネル効果を防止する薄膜トランジスタおよびその製造方法
JP2000357797A (ja) * 1999-06-15 2000-12-26 Toshiba Corp 薄膜トランジスタの製造方法
JP3965562B2 (ja) * 2002-04-22 2007-08-29 セイコーエプソン株式会社 デバイスの製造方法、デバイス、電気光学装置及び電子機器

Also Published As

Publication number Publication date
JP2005150685A (ja) 2005-06-09

Similar Documents

Publication Publication Date Title
KR101030698B1 (ko) 반도체 장치 제조방법
US7510905B2 (en) Forming method of contact hole, and manufacturing method of semiconductor device, liquid crystal display device and EL display device
US9245922B2 (en) Light-emitting device and method for manufacturing the same
US9287343B2 (en) Display device and method for manufacturing the same
CN101452893B (zh) 显示装置及其制造法
US9237657B2 (en) Wiring substrate, semiconductor device, and method for manufacturing thereof
US7439086B2 (en) Method for manufacturing liquid crystal display device
JP4619060B2 (ja) 半導体装置の作製方法
US7955907B2 (en) Semiconductor device, television set, and method for manufacturing the same
JP4554292B2 (ja) 薄膜トランジスタの作製方法
JP4939756B2 (ja) 半導体装置の作製方法
JP4877866B2 (ja) 半導体装置の作製方法
JP4498715B2 (ja) 半導体装置の作製方法
US7446054B2 (en) Method for manufacturing semiconductor device
JP4737971B2 (ja) 液晶表示装置および液晶表示装置の作製方法
JP4877868B2 (ja) 表示装置の作製方法
JP4741218B2 (ja) 液晶表示装置及びその作製方法、並びに液晶テレビ受像機
JP4718818B2 (ja) 薄膜トランジスタの作製方法
CN100508137C (zh) 电子装置和半导体装置以及用于制造这些装置的方法
JP4817627B2 (ja) 表示装置の作製方法
JP2005165305A (ja) 液晶表示装置及びその作製方法
JP4683898B2 (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070419

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070419

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100709

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100713

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100714

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130723

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130723

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130723

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees