JP4318607B2 - 強誘電体キャパシタの製造方法 - Google Patents
強誘電体キャパシタの製造方法 Download PDFInfo
- Publication number
- JP4318607B2 JP4318607B2 JP2004220156A JP2004220156A JP4318607B2 JP 4318607 B2 JP4318607 B2 JP 4318607B2 JP 2004220156 A JP2004220156 A JP 2004220156A JP 2004220156 A JP2004220156 A JP 2004220156A JP 4318607 B2 JP4318607 B2 JP 4318607B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- forming
- interlayer insulating
- etching
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/71—Etching of wafers, substrates or parts of devices using masks for conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/682—Capacitors having no potential barriers having dielectrics comprising perovskite structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/692—Electrodes
- H10D1/694—Electrodes comprising noble metals or noble metal oxides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
- H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
- H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/73—Etching of wafers, substrates or parts of devices using masks for insulating materials
Landscapes
- Semiconductor Memories (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004220156A JP4318607B2 (ja) | 2004-07-28 | 2004-07-28 | 強誘電体キャパシタの製造方法 |
| US11/105,439 US7157288B2 (en) | 2004-07-28 | 2005-04-14 | Method of producing ferroelectric capacitor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004220156A JP4318607B2 (ja) | 2004-07-28 | 2004-07-28 | 強誘電体キャパシタの製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006041246A JP2006041246A (ja) | 2006-02-09 |
| JP2006041246A5 JP2006041246A5 (https=) | 2006-11-30 |
| JP4318607B2 true JP4318607B2 (ja) | 2009-08-26 |
Family
ID=35905912
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004220156A Expired - Fee Related JP4318607B2 (ja) | 2004-07-28 | 2004-07-28 | 強誘電体キャパシタの製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7157288B2 (https=) |
| JP (1) | JP4318607B2 (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4621081B2 (ja) * | 2005-07-07 | 2011-01-26 | Okiセミコンダクタ株式会社 | 半導体装置の製造方法 |
| JP4838613B2 (ja) * | 2006-03-28 | 2011-12-14 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| JP2009071241A (ja) * | 2007-09-18 | 2009-04-02 | Seiko Epson Corp | 半導体装置及びその製造方法 |
| US8451308B2 (en) | 2009-07-31 | 2013-05-28 | Ricoh Company, Ltd. | Image forming apparatus |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0131743B1 (ko) * | 1993-12-28 | 1998-04-15 | 김주용 | 디램셀의 저장전극 형성방법 |
| US6495413B2 (en) * | 2001-02-28 | 2002-12-17 | Ramtron International Corporation | Structure for masking integrated capacitors of particular utility for ferroelectric memory integrated circuits |
| US6423592B1 (en) * | 2001-06-26 | 2002-07-23 | Ramtron International Corporation | PZT layer as a temporary encapsulation and hard mask for a ferroelectric capacitor |
| US20030143853A1 (en) * | 2002-01-31 | 2003-07-31 | Celii Francis G. | FeRAM capacitor stack etch |
| US6753247B1 (en) * | 2002-10-31 | 2004-06-22 | Advanced Micro Devices, Inc. | Method(s) facilitating formation of memory cell(s) and patterned conductive |
| US7001821B2 (en) * | 2003-11-10 | 2006-02-21 | Texas Instruments Incorporated | Method of forming and using a hardmask for forming ferroelectric capacitors in a semiconductor device |
-
2004
- 2004-07-28 JP JP2004220156A patent/JP4318607B2/ja not_active Expired - Fee Related
-
2005
- 2005-04-14 US US11/105,439 patent/US7157288B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US7157288B2 (en) | 2007-01-02 |
| US20060046315A1 (en) | 2006-03-02 |
| JP2006041246A (ja) | 2006-02-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11882686B2 (en) | Capacitor and forming method thereof, and DRAM and forming method thereof | |
| JP2008294194A (ja) | 強誘電体キャパシタの製造方法及び強誘電体キャパシタ | |
| JP5502302B2 (ja) | 半導体装置およびその製造方法 | |
| US20090068763A1 (en) | Method for manufacturing semiconductor device and its manufacturing method | |
| JP2009071242A (ja) | 半導体装置及びその製造方法 | |
| US6274899B1 (en) | Capacitor electrode having conductive regions adjacent a dielectric post | |
| JP2009071022A (ja) | 半導体装置の製造方法、及び半導体装置 | |
| JP3630671B2 (ja) | 強誘電体キャパシタ、強誘電体キャパシタを具える半導体装置、強誘電体キャパシタの製造方法及び半導体装置の製造方法 | |
| EP1387405A2 (en) | Semiconductor memory device and method for manufacturing the same | |
| JP4318607B2 (ja) | 強誘電体キャパシタの製造方法 | |
| JP4838613B2 (ja) | 半導体装置の製造方法 | |
| JP5293184B2 (ja) | キャパシタを有する半導体装置及びその製造方法 | |
| JP4445446B2 (ja) | 半導体装置の製造方法 | |
| US20060043452A1 (en) | Ferroelectric memory and its manufacturing method | |
| US7547638B2 (en) | Method for manufacturing semiconductor device | |
| JP2008305960A (ja) | 強誘電体キャパシタの製造方法及び強誘電体キャパシタ | |
| JP2009071141A (ja) | 強誘電体メモリ装置の製造方法及び強誘電体メモリ装置 | |
| JP5018772B2 (ja) | 半導体装置の製造方法 | |
| JP2009081229A (ja) | 半導体装置及びその製造方法 | |
| JP4621081B2 (ja) | 半導体装置の製造方法 | |
| KR100624696B1 (ko) | 반도체 장치의 캐패시터 제조방법 | |
| JP2009071142A (ja) | 強誘電体メモリ装置の製造方法 | |
| JP2010141143A (ja) | 半導体装置及びその製造方法 | |
| KR100866709B1 (ko) | 반도체소자의 캐패시터 형성방법 | |
| JP2008300397A (ja) | 強誘電体キャパシタの製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061018 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061018 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20081126 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20090204 |
|
| TRDD | Decision of grant or rejection written | ||
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090430 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090507 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090526 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120605 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130605 Year of fee payment: 4 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |