JP4260026B2 - リコンフィギャラブル・ロジックにおける大型マルチプレクサの実現 - Google Patents

リコンフィギャラブル・ロジックにおける大型マルチプレクサの実現 Download PDF

Info

Publication number
JP4260026B2
JP4260026B2 JP2003577426A JP2003577426A JP4260026B2 JP 4260026 B2 JP4260026 B2 JP 4260026B2 JP 2003577426 A JP2003577426 A JP 2003577426A JP 2003577426 A JP2003577426 A JP 2003577426A JP 4260026 B2 JP4260026 B2 JP 4260026B2
Authority
JP
Japan
Prior art keywords
output
signals
signal
input
selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003577426A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005521288A5 (enExample
JP2005521288A (ja
Inventor
カタルツィナ レイテン−ノワク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of JP2005521288A publication Critical patent/JP2005521288A/ja
Publication of JP2005521288A5 publication Critical patent/JP2005521288A5/ja
Application granted granted Critical
Publication of JP4260026B2 publication Critical patent/JP4260026B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
JP2003577426A 2002-03-18 2003-03-17 リコンフィギャラブル・ロジックにおける大型マルチプレクサの実現 Expired - Fee Related JP4260026B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02076049 2002-03-18
PCT/IB2003/000967 WO2003079550A2 (en) 2002-03-18 2003-03-17 Implementation of wide multiplexers in reconfigurable logic

Publications (3)

Publication Number Publication Date
JP2005521288A JP2005521288A (ja) 2005-07-14
JP2005521288A5 JP2005521288A5 (enExample) 2006-05-11
JP4260026B2 true JP4260026B2 (ja) 2009-04-30

Family

ID=27838094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003577426A Expired - Fee Related JP4260026B2 (ja) 2002-03-18 2003-03-17 リコンフィギャラブル・ロジックにおける大型マルチプレクサの実現

Country Status (8)

Country Link
US (1) US8082284B2 (enExample)
EP (1) EP1488523B1 (enExample)
JP (1) JP4260026B2 (enExample)
CN (1) CN1295879C (enExample)
AT (1) ATE458310T1 (enExample)
AU (1) AU2003209576A1 (enExample)
DE (1) DE60331296D1 (enExample)
WO (1) WO2003079550A2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004045527B4 (de) * 2003-10-08 2009-12-03 Siemens Ag Konfigurierbare Logikschaltungsanordnung
CN102147720B (zh) * 2011-03-18 2014-04-09 深圳市国微电子有限公司 用查找表实现多输入逻辑项之间的运算的装置及方法
US9450585B2 (en) 2011-04-20 2016-09-20 Microchip Technology Incorporated Selecting four signals from sixteen inputs
WO2014163099A2 (ja) * 2013-04-02 2014-10-09 太陽誘電株式会社 再構成可能な論理デバイス
US9954533B2 (en) * 2014-12-16 2018-04-24 Samsung Electronics Co., Ltd. DRAM-based reconfigurable logic
JP6653126B2 (ja) * 2015-04-28 2020-02-26 太陽誘電株式会社 再構成可能な半導体装置

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5225719A (en) * 1985-03-29 1993-07-06 Advanced Micro Devices, Inc. Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix
US5233539A (en) * 1989-08-15 1993-08-03 Advanced Micro Devices, Inc. Programmable gate array with improved interconnect structure, input/output structure and configurable logic block
US5498975A (en) * 1992-11-19 1996-03-12 Altera Corporation Implementation of redundancy on a programmable logic device
JP3127654B2 (ja) * 1993-03-12 2001-01-29 株式会社デンソー 乗除算器
JPH06276086A (ja) * 1993-03-18 1994-09-30 Fuji Xerox Co Ltd フィールドプログラマブルゲートアレイ
US5426379A (en) * 1994-07-29 1995-06-20 Xilinx, Inc. Field programmable gate array with built-in bitstream data expansion
US5442306A (en) 1994-09-09 1995-08-15 At&T Corp. Field programmable gate array using look-up tables, multiplexers and decoders
JPH09181598A (ja) 1995-12-18 1997-07-11 At & T Corp フィールドプログラマブルゲートアレイ
US6154049A (en) * 1998-03-27 2000-11-28 Xilinx, Inc. Multiplier fabric for use in field programmable gate arrays
JP2003526129A (ja) * 1997-12-17 2003-09-02 エリクセントリミティド プログラマブル・アレイにおける乗算器の実現
GB9727414D0 (en) * 1997-12-29 1998-02-25 Imperial College Logic circuit
JP3123977B2 (ja) * 1998-06-04 2001-01-15 日本電気株式会社 プログラマブル機能ブロック
US6118300A (en) 1998-11-24 2000-09-12 Xilinx, Inc. Method for implementing large multiplexers with FPGA lookup tables
JP3269526B2 (ja) 1999-02-09 2002-03-25 日本電気株式会社 プログラマブルロジックｌｓｉ
US6556042B1 (en) * 2002-02-20 2003-04-29 Xilinx, Inc. FPGA with improved structure for implementing large multiplexers
US6816562B2 (en) * 2003-01-07 2004-11-09 Mathstar, Inc. Silicon object array with unidirectional segmented bus architecture

Also Published As

Publication number Publication date
DE60331296D1 (de) 2010-04-01
ATE458310T1 (de) 2010-03-15
CN1295879C (zh) 2007-01-17
EP1488523B1 (en) 2010-02-17
WO2003079550A3 (en) 2004-03-04
CN1643793A (zh) 2005-07-20
JP2005521288A (ja) 2005-07-14
US20050232297A1 (en) 2005-10-20
EP1488523A2 (en) 2004-12-22
AU2003209576A1 (en) 2003-09-29
WO2003079550A2 (en) 2003-09-25
US8082284B2 (en) 2011-12-20

Similar Documents

Publication Publication Date Title
JP3477584B2 (ja) ロジックシステム
JP3539997B2 (ja) 複数の入力を有するルックアップテーブルを実現するために要求されるプログラム可能なアーキテクチャエレメントの数を減じるための方法、およびルックアップテーブルアーキテクチャ
US6353841B1 (en) Reconfigurable processor devices
US7251672B2 (en) Reconfigurable logic device
US7088134B1 (en) Programmable logic device with flexible memory allocation and routing
US20040000928A1 (en) Device and method with generic logic blocks
JPH03132212A (ja) 構成を変更可能な論理アレイ
US10320390B1 (en) Field programmable gate array including coupled lookup tables
US20010048320A1 (en) Programmable logic device logic modules with shift register capabilities
JP5026037B2 (ja) 面積効率に優れたフラクチャブルロジックエレメント
CN100576355C (zh) 具有可编程逻辑单元阵列的电子电路
JP4260026B2 (ja) リコンフィギャラブル・ロジックにおける大型マルチプレクサの実現
JP2006518144A (ja) プログラム可能な論理セルのアレイをもつ電子回路
US7480763B2 (en) Versatile RAM for a programmable logic device
JP4438000B2 (ja) リコンフィギャラブルロジックブロック、リコンフィギャラブルロジックブロックを備えるプログラマブル論理回路装置、および、リコンフィギャラブルロジックブロックの構成方法
US20060097750A1 (en) Electronic circuit with array of programmable logic cells
US6356110B1 (en) Multifunction memory array in a programmable logic device
US8041925B2 (en) Switch coupled function blocks with additional direct coupling and internal data passing from input to output to facilitate more switched inputs to second block
JP2001051826A (ja) 情報処理システム、プログラマブル論理回路の回路情報形成方法、プログラマブル論理回路の再構成方法
US6937061B1 (en) Address decoder for programmable logic device
US7420970B2 (en) Read ports and methods of outputting data via read ports
US20120280710A1 (en) Reuse of constants between arithmetic logic units and look-up-tables
Vuillemin Reconfigurable systems: Past and next 10 years
KR100207651B1 (ko) 메모리 엑세스 장치
JP4999361B2 (ja) 処理装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060316

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060316

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080430

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080529

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20080701

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080808

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20080815

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20080822

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20080828

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080829

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081201

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090106

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090203

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120220

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120220

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130220

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140220

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees