JP3871352B2 - 薄膜soi装置及びその製造方法 - Google Patents

薄膜soi装置及びその製造方法 Download PDF

Info

Publication number
JP3871352B2
JP3871352B2 JP18816194A JP18816194A JP3871352B2 JP 3871352 B2 JP3871352 B2 JP 3871352B2 JP 18816194 A JP18816194 A JP 18816194A JP 18816194 A JP18816194 A JP 18816194A JP 3871352 B2 JP3871352 B2 JP 3871352B2
Authority
JP
Japan
Prior art keywords
region
thin
silicon layer
drift region
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP18816194A
Other languages
English (en)
Other versions
JPH0766428A (ja
Inventor
エル マーチャント スティーブン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of JPH0766428A publication Critical patent/JPH0766428A/ja
Application granted granted Critical
Publication of JP3871352B2 publication Critical patent/JP3871352B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816Lateral DMOS transistors, i.e. LDMOS transistors
    • H01L29/7824Lateral DMOS transistors, i.e. LDMOS transistors with a substrate comprising an insulating layer, e.g. SOI-LDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/66772Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7394Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET on an insulating layer or substrate, e.g. thin film device or device isolated from the bulk substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78612Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device for preventing the kink- or the snapback effect, e.g. discharging the minority carriers of the channel region for preventing bipolar effect
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H01L29/78624Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile the source and the drain regions being asymmetrical
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0886Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Description

【0001】
【産業上の利用分野】
本発明は、埋込絶縁層と、この埋込絶縁層上の珪素層と、この珪素層上の上側絶縁層とを具える薄膜SOI装置であって、前記の珪素層が、横方向に延在するドリフト領域と、このドリフト領域の一端部でこの珪素層の上方にゲート電極を有するゲート領域と、前記の一端部とは反対側のドリフト領域の端部のドレイン領域と、前記のゲート領域から横方向で分離されたソース領域とを具えている当該薄膜SOI装置に関するものである。
本発明は又、このようなSOI装置の製造方法にも関するものである。
【0002】
【従来の技術】
このような装置は欧州特許第549042号明細書に記載されており既知であり、これを図1に示す。高電圧集積回路技術における主な問題は、構成素子や副回路区分の分離問題に対する満足な解決策を見出すことにある。この既知の装置では、SOIトランジスタのドリフト領域4が約200〜300nmの厚さの薄肉珪素(シリコン)層として設けられている。この装置では、絶縁層が酸化物である。この珪素層上の上側酸化物層6はこの珪素層の下側の埋込酸化物層2と同じ厚さとするのが好ましい。この構造の利点は、ドリフト領域4をその上下両方から空乏化できる為、ドリフト領域4における移動電荷を2倍にしうるということである。これにより装置のオン抵抗を減少させる。この既知の装置では、基板3上の埋込酸化物層2の厚さが1〜3ミクロンの範囲にあり、上側酸化物層6の厚さも1〜3ミクロンの範囲にある。この既知の装置の場合、珪素層1のドリフト領域4が極めて薄肉である、すなわち0.1〜0.4ミクロンである個所で500〜900Vの範囲の高い降服電圧が得られる。
【0003】
更に、この既知の装置では、ドリフト領域4にゲート領域の付近でドーピング濃度の少ない横方向の線形ドーピング領域が設けられている。又、ドリフト領域4上には電界プレート7が設けられている。ゲート領域1における珪素層上には、薄肉のゲート酸化物8があり、その上に多結晶ゲート電極13が位置している。このゲート電極の横方向の延在範囲は薄肉の横方向の線形ドーピング領域を被覆するものである。SOI装置はn+ 導電型のソース及びドレイン領域10を有し、これらソース及びドレイン領域はそれぞれゲート領域及びドリフト領域に隣接する。ソース領域はp+ ソース層11をも有し、従ってソース接点12はソース領域10とソース層11との双方に接触している。ソース領域はp型本体9上に形成されている。ソース領域、ドレイン領域及びゲート電極13の各々には電気接点12が接触されている。
この既知の構造のものは高降服電圧特性を有するSOI半導体装置を構成するものである。
【0004】
【発明が解決しようとする課題】
しかし、上述した既知の装置には、ブリッジ回路で遭遇するような、ソース高電位形態で順方向電流の飽和が大きくなるという問題がある。すなわち、ソースが高電位にフロートさせられると、順方向電流が比較的小さくなる。
【0005】
本発明の目的は、この問題を回避することにより上述した従来の構造を改善せんとするにある。
【0006】
【課題を解決するための手段】
本発明は、埋込絶縁層と、この埋込絶縁層上の珪素層と、この珪素層上の上側絶縁層とを具える薄膜SOI装置であって、前記の珪素層が、横方向に延在するドリフト領域と、このドリフト領域の一端部ゲート領域であってこのゲート領域の上のゲート誘電体の上にゲート電極を有する当該ゲート領域と、前記の一端部とは反対側のドリフト領域の端部のドレイン領域と、前記のゲート領域から横方向で分離されたソース領域とを具えている当該薄膜SOI装置において、
前記のドリフト領域が厚肉部分と薄肉部分との双方を有しており、前記のドリフト領域のドーピング濃度はゲート領域からドレイン領域の方向へ増大するように分布されており、前記のドリフト領域の薄肉部分は厚肉部分よりもドレイン領域に隣接して設けられていることを特徴とする。
【0007】
ソース高電位動作中、ドリフト領域は電子の空乏化状態となる。しかし、ドリフト領域の厚肉部分には空乏化が行われない。ドリフト領域は横方向の線形ドーピング領域を有し、ドリフト領域の薄肉部分はドリフト領域の全長の1/3〜2/3の長さに亘って延在させ、上側絶縁層上に電界プレートを設け、この電界プレートをゲート電極と短絡させ、この電界プレートをドリフト領域の薄肉部分上で延在させるのが好ましい。
【0008】
ドリフト領域が横方向の線形ドーピング領域を有すると、ドーピング濃度はゲート領域からドレイン領域の方向に増大する。この場合、空乏化はゲート領域の付近でゲート領域の左側に向けて一層著しいものとなる。その理由は、ゲート領域の左側に向けてドーピング濃度が少なくなる為である。この場合、ドリフト領域の薄肉部分はドレイン領域に隣接して設けられる。
【0009】
本発明の装置によれば、逆電圧特性を実質的に既知の装置におけるのと同様に保つことができるとともに、既知の装置における順方向電流が負の基板電圧に対し著しく減少するのに対し、ブリッジ回路で遭遇するソース高電位形態での順方向電圧特性が順方向電流の飽和をほんのわずかしか生ぜしめないSOI回路を提供する。
【0010】
【実施例】
図1及び2においては同じ部分に同じ符号を付してある。
【0011】
本発明の装置は欧州特許出願第549042号の既知の装置を改善したものである。本発明の新規な装置は、欧州特許出願第549042号や、この欧州特許出願で従来技術として用いられている欧州特許出願第497427号で記載されている既知の装置の製造に類似する方法で製造した。この既知の装置の更なる詳細及びその製造処理に関しては、これらの欧州特許出願明細書を参照しうる。
【0012】
本発明の装置は、ブリッジ回路の場合に生じるようなソース高電位動作中の順方向電流飽和を阻止する。このことは、本発明によれば、図2の珪素層24,25を、SOI装置の横方向線形ドーピング領域を構成するドリフト領域の全長の約1/3〜2/3の部分24においてのみ薄肉とすることにより達成する。この珪素層の左側部分25は約1〜2ミクロンのように厚肉とし、右側部分24は約0.1〜0.4ミクロンまで薄肉にする。
【0013】
多結晶珪素ゲート電極20は多結晶珪素電界プレート27から分離させる。アルミニウムのような金属より成る相互接続金属22を用いてゲート電極20と電界プレート27とを短絡し、この相互接続金属を珪素層の厚肉左側部分25の上方の金属電界プレートとして作用させる。右側部分24と電界プレート27との間の中間の上側酸化物層6は埋込酸化物層2と同じ厚さで相互接続金属22と珪素層の左側部分25との間にも延在させる。
【0014】
図3a及び3bは図1に示す装置のような既知の装置及び図2に示す本発明の新規な装置の逆電圧特性をそれぞれ示す。これら双方の装置では約620ボルトの同一の降服電圧が達成された。
【0015】
一方、図4a及び4bは既知のSOI装置及び本発明のSOI装置の順方向電圧特性をそれぞれ示す。これらの双方では、基板を−1ボルトのステップで0ボルトから−200ボルトまでバイアスした。この検査はブリッジ回路で用いられているソース高電位形態を表わす。従来の装置の順方向電流は負の基板電圧で著しく減少し、その結果順方向電流の飽和が大きくなる。本発明の改善した構造によれば、順方向電流の飽和をほんのわずかしか呈さない装置が得られる。
【0016】
本発明の装置の変形例としては、n+ ドレイン領域10の代わりに薄肉のp+ドレイン領域を用いてLIGBT回路装置を形成することができる。しかしこの場合、p+ ドレインをn型バッファ層上に配置する。
【図面の簡単な説明】
【図1】 既知のSOI装置を示す断面図である。
【図2】 本発明のSOI装置の一実施例を示す断面図である。
【図3】 図1の装置の逆方向電圧特性(a)と図2の装置の逆方向電圧特性(b)との比較を示す線図である。
【図4】 図1の装置の順方向電圧特性(a)と図2の装置の順方向電圧特性(b)との比較を示す線図である。
【符号の説明】
1 珪素層(ゲート領域)
2 埋込酸化物層
3 基板
4 ドリフト領域(珪素層)
6 上側酸化物層
7 電界プレート
8 ゲート酸化物
9 p型本体
10 ソース及びドレイン領域
11 ソース層
12 電気接点
13 多結晶ゲート電極
20 多結晶ゲート電極
22 相互接続金属
24 珪素層の右側部分
25 珪素層の左側部分
27 電界プレート

Claims (5)

  1. 埋込絶縁層と、この埋込絶縁層上の珪素層と、この珪素層上の上側絶縁層とを具える薄膜SOI装置であって、前記の珪素層が、横方向に延在するドリフト領域と、このドリフト領域の一端部ゲート領域であってこのゲート領域の上のゲート誘電体の上にゲート電極を有する当該ゲート領域と、前記の一端部とは反対側のドリフト領域の端部のドレイン領域と、前記のゲート領域から横方向で分離されたソース領域とを具えている当該薄膜SOI装置において、
    前記のドリフト領域が厚肉部分と薄肉部分との双方を有しており、前記のドリフト領域のドーピング濃度はゲート領域からドレイン領域の方向へ増大するように分布されており、前記のドリフト領域の薄肉部分は厚肉部分よりもドレイン領域に隣接して設けられていることを特徴とする薄膜SOI装置。
  2. 請求項1に記載の薄膜SOI装置において、前記のドリフト領域の薄肉部分がドリフト領域の全長の1/3〜2/3の長さに亘って延在し、前記の上側絶縁層上に電界プレートが設けられ、この電界プレートはゲート電極に短絡し且つドリフト領域の薄肉部分の上方で延在していることを特徴とする薄膜SOI装置。
  3. 請求項1に記載の薄膜SOI装置において、ドリフト領域の薄肉部分の厚さは0.1〜0.4μm にしたことを特徴とする薄膜SOI装置。
  4. 請求項1に記載の薄膜SOI装置において、前記の珪素層の厚さは前記の薄肉部分に隣接するドリフト領域において約1〜2μm としたことを特徴とする薄膜SOI装置。
  5. 基板上の埋込酸化物層上に珪素層を形成する工程と、この珪素層の一部分を薄肉にする工程と、この珪素層のこの薄肉にした部分上に酸化物層を形成する工程と、この薄肉にした部分にかからないようにこの珪素層上にゲート誘電体及びゲート電極を設ける工程と、前記の珪素層の前記の薄肉にした部分の上方で前記の酸化物層上に電界プレートを延在させる工程と、この電界プレートと前記のゲート電極との間に短絡回路を設ける工程とを有することを特徴とする薄膜SOI装置の製造方法。
JP18816194A 1993-08-10 1994-08-10 薄膜soi装置及びその製造方法 Expired - Fee Related JP3871352B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/105213 1993-08-10
US08/105,213 US5362979A (en) 1991-02-01 1993-08-10 SOI transistor with improved source-high performance

Publications (2)

Publication Number Publication Date
JPH0766428A JPH0766428A (ja) 1995-03-10
JP3871352B2 true JP3871352B2 (ja) 2007-01-24

Family

ID=22304640

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18816194A Expired - Fee Related JP3871352B2 (ja) 1993-08-10 1994-08-10 薄膜soi装置及びその製造方法

Country Status (5)

Country Link
US (1) US5362979A (ja)
EP (1) EP0638938B1 (ja)
JP (1) JP3871352B2 (ja)
KR (1) KR100348668B1 (ja)
DE (1) DE69408605T2 (ja)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2654268B2 (ja) * 1991-05-13 1997-09-17 株式会社東芝 半導体装置の使用方法
US5648671A (en) * 1995-12-13 1997-07-15 U S Philips Corporation Lateral thin-film SOI devices with linearly-graded field oxide and linear doping profile
TW360982B (en) * 1996-01-26 1999-06-11 Matsushita Electric Works Ltd Thin film transistor of silicon-on-insulator type
US5710451A (en) * 1996-04-10 1998-01-20 Philips Electronics North America Corporation High-voltage lateral MOSFET SOI device having a semiconductor linkup region
SE513284C2 (sv) * 1996-07-26 2000-08-14 Ericsson Telefon Ab L M Halvledarkomponent med linjär ström-till-spänningskarasterik
US5912490A (en) * 1997-08-04 1999-06-15 Spectrian MOSFET having buried shield plate for reduced gate/drain capacitance
US6346451B1 (en) 1997-12-24 2002-02-12 Philips Electronics North America Corporation Laterial thin-film silicon-on-insulator (SOI) device having a gate electrode and a field plate electrode
DE19800647C1 (de) * 1998-01-09 1999-05-27 Siemens Ag SOI-Hochspannungsschalter
US5969387A (en) * 1998-06-19 1999-10-19 Philips Electronics North America Corporation Lateral thin-film SOI devices with graded top oxide and graded drift region
US6545316B1 (en) 2000-06-23 2003-04-08 Silicon Wireless Corporation MOSFET devices having linear transfer characteristics when operating in velocity saturation mode and methods of forming and operating same
US6621121B2 (en) * 1998-10-26 2003-09-16 Silicon Semiconductor Corporation Vertical MOSFETs having trench-based gate electrodes within deeper trench-based source electrodes
US6191453B1 (en) * 1999-12-13 2001-02-20 Philips Electronics North America Corporation Lateral insulated-gate bipolar transistor (LIGBT) device in silicon-on-insulator (SOI) technology
EP1266484B1 (en) * 2000-01-27 2007-12-12 Thomson Licensing Method for isochronous resource management in a network based on hiperlan 2 technology
US6781194B2 (en) * 2001-04-11 2004-08-24 Silicon Semiconductor Corporation Vertical power devices having retrograded-doped transition regions and insulated trench-based electrodes therein
US6784486B2 (en) * 2000-06-23 2004-08-31 Silicon Semiconductor Corporation Vertical power devices having retrograded-doped transition regions therein
US6468878B1 (en) * 2001-02-27 2002-10-22 Koninklijke Philips Electronics N.V. SOI LDMOS structure with improved switching characteristics
GB0107405D0 (en) * 2001-03-23 2001-05-16 Koninkl Philips Electronics Nv Field effect transistor structure and method of manufacture
JP4198469B2 (ja) * 2001-04-11 2008-12-17 シリコン・セミコンダクター・コーポレイション パワーデバイスとその製造方法
US20040262685A1 (en) * 2001-11-01 2004-12-30 Zingg Rene Paul Thin film lateral soi power device
GB0126215D0 (en) 2001-11-01 2002-01-02 Koninkl Philips Electronics Nv Field effect transistor on insulating layer and manufacturing method
US6847081B2 (en) * 2001-12-10 2005-01-25 Koninklijke Philips Electronics N.V. Dual gate oxide high-voltage semiconductor device
US20050274985A1 (en) * 2004-05-26 2005-12-15 Adlerstein Michael G RF decoupled field plate for FETs
WO2006075444A1 (ja) * 2005-01-12 2006-07-20 Sharp Kabushiki Kaisha 半導体装置の製造方法、及び半導体装置
JP4282625B2 (ja) * 2005-03-10 2009-06-24 株式会社東芝 半導体装置及びその製造方法
TWI387106B (zh) * 2008-10-16 2013-02-21 Vanguard Int Semiconduct Corp 閘極絕緣雙接面電晶體(igbt)靜電放電防護元件
US8049307B2 (en) 2009-01-23 2011-11-01 Vanguard International Semiconductor Corporation Insulated gate bipolar transistor (IGBT) electrostatic discharge (ESD) protection devices
US10529866B2 (en) * 2012-05-30 2020-01-07 X-Fab Semiconductor Foundries Gmbh Semiconductor device
JP6327747B2 (ja) * 2014-04-23 2018-05-23 株式会社 日立パワーデバイス 半導体装置
US10756208B2 (en) 2014-11-25 2020-08-25 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated chip and method of forming the same
US11164970B2 (en) 2014-11-25 2021-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Contact field plate
US9590053B2 (en) 2014-11-25 2017-03-07 Taiwan Semiconductor Manufacturing Co., Ltd. Methodology and structure for field plate design
KR102286013B1 (ko) * 2015-10-07 2021-08-05 에스케이하이닉스 시스템아이씨 주식회사 트랜치 절연 필드플레이트 및 금속 필드플레이트를 갖는 수평형 고전압 집적소자
US11195915B2 (en) * 2019-04-15 2021-12-07 Texas Instruments Incorporated Semiconductor devices with a sloped surface
US11876118B2 (en) * 2020-02-14 2024-01-16 Vanguard International Semiconductor Corporation Semiconductor structure with gate metal layer

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5619673A (en) * 1979-07-27 1981-02-24 Nec Corp Manufacture of high voltage withsanding mos transistor
JPS5710266A (en) * 1980-06-23 1982-01-19 Fujitsu Ltd Mis field effect semiconductor device
JPS57126131A (en) * 1981-01-28 1982-08-05 Toshiba Corp Manufacture of semiconductor device
FR2527385B1 (fr) * 1982-04-13 1987-05-22 Suwa Seikosha Kk Transistor a couche mince et panneau d'affichage a cristaux liquides utilisant ce type de transistor
JPS5978557A (ja) * 1982-10-27 1984-05-07 Toshiba Corp 相補型mos半導体装置の製造方法
JPS6376379A (ja) * 1986-09-18 1988-04-06 Fujitsu Ltd Mis型半導体装置
JPH03119733A (ja) * 1989-10-02 1991-05-22 Fujitsu Ltd 高耐電圧半導体装置
US5246870A (en) * 1991-02-01 1993-09-21 North American Philips Corporation Method for making an improved high voltage thin film transistor having a linear doping profile

Also Published As

Publication number Publication date
DE69408605D1 (de) 1998-04-02
DE69408605T2 (de) 1998-08-06
EP0638938B1 (en) 1998-02-25
US5362979A (en) 1994-11-08
JPH0766428A (ja) 1995-03-10
KR950007022A (ko) 1995-03-21
KR100348668B1 (ko) 2002-11-23
EP0638938A2 (en) 1995-02-15
EP0638938A3 (en) 1995-05-03

Similar Documents

Publication Publication Date Title
JP3871352B2 (ja) 薄膜soi装置及びその製造方法
US5382818A (en) Lateral semiconductor-on-insulator (SOI) semiconductor device having a buried diode
KR100675990B1 (ko) 드레인 확장 영역을 갖는 측면 박막 실리콘 온 절연체(soi) pmos 디바이스
US5412241A (en) Method for making an improved high voltage thin film transistor having a linear doping profile
US6455892B1 (en) Silicon carbide semiconductor device and method for manufacturing the same
US6882023B2 (en) Floating resurf LDMOSFET and method of manufacturing same
JP2781504B2 (ja) 改良されたブレークダウン電圧特性を有する半導体装置
US5648671A (en) Lateral thin-film SOI devices with linearly-graded field oxide and linear doping profile
JP2002532905A (ja) 横型薄膜シリコンオンインシュレータ(soi)jfetデバイス
JPS6237545B2 (ja)
KR970060530A (ko) 유전체 분리형 박막 반도체 장치
JP3730394B2 (ja) 高耐圧半導体装置
US5969387A (en) Lateral thin-film SOI devices with graded top oxide and graded drift region
KR100701712B1 (ko) 수평 박막 soi 디바이스
KR100664333B1 (ko) 반도체 장치
KR20010102237A (ko) 반도체 디바이스
KR100290913B1 (ko) 고전압 소자 및 그 제조방법
JP3210853B2 (ja) 半導体装置
JPH0328836B2 (ja)
JP3074064B2 (ja) 横型mos電界効果トランジスタ
JP3233002B2 (ja) 電界効果トランジスタ
JPH0770722B2 (ja) 半導体装置の製造方法
KR20010023873A (ko) 드리프트 구역을 가진 반도체 소자
JPH01222482A (ja) 絶縁ゲート形電界効果トランジスタ

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040614

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050628

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20050928

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20051003

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051228

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060926

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20061017

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091027

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091027

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091027

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101027

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees