JP3779484B2 - Ｍｏｓ型半導体集積回路 - Google Patents

Ｍｏｓ型半導体集積回路 Download PDF

Info

Publication number
JP3779484B2
JP3779484B2 JP06008199A JP6008199A JP3779484B2 JP 3779484 B2 JP3779484 B2 JP 3779484B2 JP 06008199 A JP06008199 A JP 06008199A JP 6008199 A JP6008199 A JP 6008199A JP 3779484 B2 JP3779484 B2 JP 3779484B2
Authority
JP
Japan
Prior art keywords
mos transistor
transistor
circuit
node
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP06008199A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000261306A5 (enExample
JP2000261306A (ja
Inventor
克樹 松寺
勝 小柳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP06008199A priority Critical patent/JP3779484B2/ja
Priority to US09/520,632 priority patent/US6480034B1/en
Publication of JP2000261306A publication Critical patent/JP2000261306A/ja
Priority to US10/234,115 priority patent/US6714615B2/en
Priority to US10/234,106 priority patent/US6700411B2/en
Publication of JP2000261306A5 publication Critical patent/JP2000261306A5/ja
Application granted granted Critical
Publication of JP3779484B2 publication Critical patent/JP3779484B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
JP06008199A 1999-03-08 1999-03-08 Ｍｏｓ型半導体集積回路 Expired - Fee Related JP3779484B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP06008199A JP3779484B2 (ja) 1999-03-08 1999-03-08 Ｍｏｓ型半導体集積回路
US09/520,632 US6480034B1 (en) 1999-03-08 2000-03-07 MOS-type semiconductor integrated circuit
US10/234,115 US6714615B2 (en) 1999-03-08 2002-09-05 MOS-type semiconductor integrated circuit
US10/234,106 US6700411B2 (en) 1999-03-08 2002-09-05 MOS-type semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP06008199A JP3779484B2 (ja) 1999-03-08 1999-03-08 Ｍｏｓ型半導体集積回路

Publications (3)

Publication Number Publication Date
JP2000261306A JP2000261306A (ja) 2000-09-22
JP2000261306A5 JP2000261306A5 (enExample) 2005-05-26
JP3779484B2 true JP3779484B2 (ja) 2006-05-31

Family

ID=13131789

Family Applications (1)

Application Number Title Priority Date Filing Date
JP06008199A Expired - Fee Related JP3779484B2 (ja) 1999-03-08 1999-03-08 Ｍｏｓ型半導体集積回路

Country Status (2)

Country Link
US (3) US6480034B1 (enExample)
JP (1) JP3779484B2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003188361A (ja) * 2001-12-20 2003-07-04 Mitsubishi Electric Corp ゲートアレイ構造の半導体集積回路
US20060093642A1 (en) * 2004-11-03 2006-05-04 Ranade Shrirang V Method of incorporating carbon nanotubes in a medical appliance, a carbon nanotube medical appliance, and a medical appliance coated using carbon nanotube technology
CN105850043B (zh) * 2013-12-27 2019-01-11 松下知识产权经营株式会社 半导体集成电路、锁存电路以及触发器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6051323A (ja) * 1983-08-31 1985-03-22 Toshiba Corp Ｃｍｏｓ伝送回路
JP3494469B2 (ja) 1994-05-26 2004-02-09 株式会社ルネサステクノロジ フィールドプログラマブルゲートアレイ

Also Published As

Publication number Publication date
US20030001620A1 (en) 2003-01-02
US20020196051A1 (en) 2002-12-26
JP2000261306A (ja) 2000-09-22
US6480034B1 (en) 2002-11-12
US6714615B2 (en) 2004-03-30
US6700411B2 (en) 2004-03-02

Similar Documents

Publication Publication Date Title
US7196547B2 (en) Level shifter and buffer circuit
US7102410B2 (en) High voltage level converter using low voltage devices
US7564288B2 (en) Semiconductor integrated circuit
US20060097769A1 (en) Level shift circuit and semiconductor circuit device including the level shift circuit
JP3258229B2 (ja) レベル変換回路及び半導体集積回路
KR100991386B1 (ko) 배타적 논리합 회로
KR100919655B1 (ko) 입출력 회로
KR20100014730A (ko) 3볼트 어시스트를 갖는 5볼트 허용 집적회로 신호 패드
JPH05347550A (ja) 半導体集積回路
WO2007109452A2 (en) High speed voltage translator circuit
JP3779484B2 (ja) Ｍｏｓ型半導体集積回路
US7567111B2 (en) Potential fixing circuit for integrated circuit having multiple supply potentials
JP3816755B2 (ja) 半導体集積回路
JP3556533B2 (ja) レベルシフタ回路
US7514960B2 (en) Level shifter circuit
JP2004336123A (ja) 半導体集積回路
US7304511B2 (en) Output circuit for interfacing between different power supply voltages
JP7465200B2 (ja) 遅延回路
JP5266974B2 (ja) 入出力回路
JP3057739B2 (ja) 半導体集積回路
JP4680423B2 (ja) 出力回路
US20070296488A1 (en) Semiconductor integrated circuits
JP2003152518A (ja) 電圧供給回路
JP2002198795A (ja) 半導体装置
JP2002135094A (ja) 入力セレクタ回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040721

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040721

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060201

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060228

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060302

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100310

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100310

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110310

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees