JP3763775B2 - 電源立ち上がり時の動作を安定化したレベルコンバータ回路 - Google Patents
電源立ち上がり時の動作を安定化したレベルコンバータ回路 Download PDFInfo
- Publication number
- JP3763775B2 JP3763775B2 JP2001362632A JP2001362632A JP3763775B2 JP 3763775 B2 JP3763775 B2 JP 3763775B2 JP 2001362632 A JP2001362632 A JP 2001362632A JP 2001362632 A JP2001362632 A JP 2001362632A JP 3763775 B2 JP3763775 B2 JP 3763775B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- node
- circuit
- transistor
- high power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356008—Bistable circuits ensuring a predetermined initial state when the supply voltage has been applied; storing the actual state when the supply voltage fails
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356165—Bistable circuits using complementary field-effect transistors using additional transistors in the feedback circuit
Landscapes
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001362632A JP3763775B2 (ja) | 2001-11-28 | 2001-11-28 | 電源立ち上がり時の動作を安定化したレベルコンバータ回路 |
| US10/270,649 US6781413B2 (en) | 2001-11-28 | 2002-10-16 | Level conversion circuit for which an operation at power voltage rise time is stabilized |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001362632A JP3763775B2 (ja) | 2001-11-28 | 2001-11-28 | 電源立ち上がり時の動作を安定化したレベルコンバータ回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003163590A JP2003163590A (ja) | 2003-06-06 |
| JP2003163590A5 JP2003163590A5 (enExample) | 2005-04-14 |
| JP3763775B2 true JP3763775B2 (ja) | 2006-04-05 |
Family
ID=19173103
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001362632A Expired - Lifetime JP3763775B2 (ja) | 2001-11-28 | 2001-11-28 | 電源立ち上がり時の動作を安定化したレベルコンバータ回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6781413B2 (enExample) |
| JP (1) | JP3763775B2 (enExample) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6903576B2 (en) * | 2002-09-30 | 2005-06-07 | Stmicroelectronics Pvt. Ltd. | Voltage level translator for translating low to high voltage levels in digital integrated circuits |
| TWI241490B (en) * | 2003-06-20 | 2005-10-11 | Delta Electronics Inc | Expanding module for serial transmission control |
| KR100476725B1 (ko) * | 2003-08-01 | 2005-03-16 | 삼성전자주식회사 | 바닥 레벨의 저전압원 감지 기능을 가지는 레벨 쉬프터 및레벨 쉬프팅 방법 |
| JP2005102086A (ja) * | 2003-09-26 | 2005-04-14 | Renesas Technology Corp | 半導体装置およびレベル変換回路 |
| US20050184788A1 (en) * | 2004-02-25 | 2005-08-25 | Johansson Brian D. | Logic level voltage translator |
| JP3888464B2 (ja) * | 2004-05-10 | 2007-03-07 | 日本テキサス・インスツルメンツ株式会社 | 半導体集積回路 |
| US20060066381A1 (en) * | 2004-09-30 | 2006-03-30 | Dipankar Bhattacharya | Voltage level translator circuit with feedback |
| US20060290404A1 (en) * | 2005-06-23 | 2006-12-28 | Ati Technologies Inc. | Apparatus and methods for voltage level conversion |
| JP5403097B2 (ja) * | 2006-06-09 | 2014-01-29 | 富士通セミコンダクター株式会社 | レベルコンバータ |
| JP5012208B2 (ja) * | 2006-06-09 | 2012-08-29 | 富士通セミコンダクター株式会社 | レベルコンバータ |
| US8063662B2 (en) * | 2007-07-06 | 2011-11-22 | Analog Devices, Inc. | Methods and apparatus for predictable level shifter power-up state |
| US7804327B2 (en) * | 2007-10-12 | 2010-09-28 | Mediatek Inc. | Level shifters |
| JP2011091601A (ja) * | 2009-10-22 | 2011-05-06 | Seiko Epson Corp | レベルシフター回路、集積回路装置及び電子機器 |
| JP2012169810A (ja) * | 2011-02-14 | 2012-09-06 | Renesas Electronics Corp | レベルシフト回路 |
| US8629692B1 (en) * | 2012-06-28 | 2014-01-14 | Nxp, B.V. | State definition and retention circuit |
| CN103427824B (zh) * | 2013-08-22 | 2018-08-03 | 深圳市汇顶科技股份有限公司 | 一种跨电压域的电平转移电路 |
| JP6676354B2 (ja) * | 2014-12-16 | 2020-04-08 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| US9613714B1 (en) * | 2016-01-19 | 2017-04-04 | Ememory Technology Inc. | One time programming memory cell and memory array for physically unclonable function technology and associated random code generating method |
| JP6769130B2 (ja) | 2016-06-22 | 2020-10-14 | セイコーエプソン株式会社 | 電源回路、回路装置、表示装置及び電子機器 |
| US10659038B1 (en) | 2019-03-12 | 2020-05-19 | Nxp Usa, Inc. | Power on reset latch circuit |
| CN114978151B (zh) * | 2022-05-25 | 2023-03-21 | 西安电子科技大学 | 具有下拉结构的交叉耦合型电平转换电路 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6204696B1 (en) * | 1998-09-22 | 2001-03-20 | Intel Corporation | Domino circuits with high performance and high noise immunity |
| IT1316872B1 (it) * | 2000-03-31 | 2003-05-12 | St Microelectronics Srl | Traslatore di tensione in particolare di tipo cmos |
| IT1319120B1 (it) * | 2000-11-22 | 2003-09-23 | St Microelectronics Srl | Metodo di controllo commutazione di un traslatore di livello erelativo traslatore di livello perfezionato ed autocontrollato,in |
-
2001
- 2001-11-28 JP JP2001362632A patent/JP3763775B2/ja not_active Expired - Lifetime
-
2002
- 2002-10-16 US US10/270,649 patent/US6781413B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP2003163590A (ja) | 2003-06-06 |
| US20030098712A1 (en) | 2003-05-29 |
| US6781413B2 (en) | 2004-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3763775B2 (ja) | 電源立ち上がり時の動作を安定化したレベルコンバータ回路 | |
| TW480823B (en) | Dual-level voltage shifters for low leakage power | |
| US9525421B2 (en) | High speed low voltage hybrid output driver for FPGA I/O circuits | |
| JP3544819B2 (ja) | 入力回路および出力回路ならびに入出力回路 | |
| KR20010049227A (ko) | 레벨조정회로 및 이를 포함하는 데이터 출력회로 | |
| US20030174007A1 (en) | Level-shifter circuit properly operable with low voltage input | |
| US11621705B2 (en) | Semiconductor integrated circuit device and level shifter circuit | |
| JPH04229714A (ja) | バッファを有する集積回路 | |
| US7872501B2 (en) | Device for transforming input in output signals with different voltage ranges | |
| JP2003324343A (ja) | 集積回路 | |
| JP3667288B2 (ja) | インタフェースバッファ | |
| US6768367B1 (en) | Pre-biased voltage level shifting circuit for integrated circuit devices utilizing differing power supply levels | |
| US5442304A (en) | CMOS logic gate clamping circuit | |
| US7598791B2 (en) | Semiconductor integrated apparatus using two or more types of power supplies | |
| KR20100133610A (ko) | 전압 레벨 시프터 | |
| JPH04326618A (ja) | リセット信号発生回路装置 | |
| CN101557224B (zh) | 用于一电子装置的输出缓冲装置 | |
| JP3339410B2 (ja) | ドライバ回路 | |
| KR200329174Y1 (ko) | 저 전력 소비형 버퍼 | |
| US20210409024A1 (en) | Recognizing transistor-transistor logic levels (ttl) at an input circuit with increased immunity to static current draw | |
| KR100502677B1 (ko) | 반도체 메모리 소자의 출력 버퍼 | |
| JP4207772B2 (ja) | インバータ回路 | |
| KR100609994B1 (ko) | 저 누설전류특성을 가지는 반도체 장치의 데이터 출력회로 | |
| US7459953B1 (en) | Voltage adjusting circuit | |
| JP2010147544A (ja) | 駆動装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040602 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040602 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20051014 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20051101 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051215 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20060117 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20060117 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 3763775 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090127 Year of fee payment: 3 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100127 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110127 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110127 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120127 Year of fee payment: 6 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120127 Year of fee payment: 6 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130127 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140127 Year of fee payment: 8 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| EXPY | Cancellation because of completion of term |