JP3580484B2 - クロックパルス発生器、空間光変調器およびディスプレイ - Google Patents
クロックパルス発生器、空間光変調器およびディスプレイ Download PDFInfo
- Publication number
- JP3580484B2 JP3580484B2 JP30437099A JP30437099A JP3580484B2 JP 3580484 B2 JP3580484 B2 JP 3580484B2 JP 30437099 A JP30437099 A JP 30437099A JP 30437099 A JP30437099 A JP 30437099A JP 3580484 B2 JP3580484 B2 JP 3580484B2
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- stage
- transistor
- clock pulse
- pulse generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
- H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
- H03K5/15093—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using devices arranged in a shift register
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/06—Clock generators producing several clock signals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Shift Register Type Memory (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9823369.5 | 1998-10-27 | ||
| GB9823369A GB2343310A (en) | 1998-10-27 | 1998-10-27 | Clock pulse generator for LCD |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000232338A JP2000232338A (ja) | 2000-08-22 |
| JP2000232338A5 JP2000232338A5 (enExample) | 2004-09-09 |
| JP3580484B2 true JP3580484B2 (ja) | 2004-10-20 |
Family
ID=10841273
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP30437099A Expired - Fee Related JP3580484B2 (ja) | 1998-10-27 | 1999-10-26 | クロックパルス発生器、空間光変調器およびディスプレイ |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6249168B1 (enExample) |
| JP (1) | JP3580484B2 (enExample) |
| KR (1) | KR100349821B1 (enExample) |
| GB (1) | GB2343310A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6704881B1 (en) | 2000-08-31 | 2004-03-09 | Micron Technology, Inc. | Method and apparatus for providing symmetrical output data for a double data rate DRAM |
| KR102060044B1 (ko) * | 2018-09-13 | 2019-12-27 | 아주대학교산학협력단 | 펄스 드라이버 및 그 구동방법 |
| TWI864965B (zh) * | 2023-08-16 | 2024-12-01 | 崛智科技股份有限公司 | 脈波信號產生裝置及其控制裝置 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54161288A (en) * | 1978-06-12 | 1979-12-20 | Hitachi Ltd | Semiconductor device |
| JPS5945696A (ja) * | 1982-09-08 | 1984-03-14 | Sony Corp | 信号伝送回路 |
| JPS5974724A (ja) * | 1982-10-21 | 1984-04-27 | Sony Corp | パルス発生回路 |
| JPH0634154B2 (ja) * | 1983-01-21 | 1994-05-02 | シチズン時計株式会社 | マトリクス型表示装置の駆動回路 |
| JPS6066396A (ja) * | 1983-09-20 | 1985-04-16 | Fujitsu Ltd | シフトレジスタ |
| US5136622A (en) * | 1991-02-28 | 1992-08-04 | Thomson, S.A. | Shift register, particularly for a liquid crystal display |
| US5335254A (en) * | 1993-04-27 | 1994-08-02 | Industrial Technology Research Institute, Taiwan | Shift register system for driving active matrix display |
| US5434899A (en) * | 1994-08-12 | 1995-07-18 | Thomson Consumer Electronics, S.A. | Phase clocked shift register with cross connecting between stages |
| JP2708006B2 (ja) * | 1995-03-31 | 1998-02-04 | 日本電気株式会社 | 薄膜集積回路 |
| FR2743662B1 (fr) * | 1996-01-11 | 1998-02-13 | Thomson Lcd | Perfectionnement aux registres a decalage utilisant des transistors mis de meme polarite |
| US5859630A (en) * | 1996-12-09 | 1999-01-12 | Thomson Multimedia S.A. | Bi-directional shift register |
-
1998
- 1998-10-27 GB GB9823369A patent/GB2343310A/en not_active Withdrawn
-
1999
- 1999-10-26 US US09/426,607 patent/US6249168B1/en not_active Expired - Lifetime
- 1999-10-26 JP JP30437099A patent/JP3580484B2/ja not_active Expired - Fee Related
- 1999-10-27 KR KR1019990046763A patent/KR100349821B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR20000029340A (ko) | 2000-05-25 |
| JP2000232338A (ja) | 2000-08-22 |
| KR100349821B1 (ko) | 2002-08-22 |
| US6249168B1 (en) | 2001-06-19 |
| GB2343310A (en) | 2000-05-03 |
| GB9823369D0 (en) | 1998-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3552972B2 (ja) | スタティッククロックパルス発振器、空間光変調器、およびディスプレイ | |
| JP4737627B2 (ja) | スタティッククロックパルス発生器およびディスプレイ | |
| JP2903990B2 (ja) | 走査回路 | |
| US7365575B2 (en) | Gated clock logic circuit | |
| US7002374B2 (en) | Domino logic compatible scannable flip-flop | |
| JPH11186882A (ja) | Dフリップフロップ | |
| JP3062110B2 (ja) | データラッチ回路 | |
| JP2583521B2 (ja) | 半導体集積回路 | |
| JP3580483B2 (ja) | クロックパルス発生器、空間光変調器およびディスプレイ | |
| JP3580484B2 (ja) | クロックパルス発生器、空間光変調器およびディスプレイ | |
| JPH09312553A (ja) | 論理回路 | |
| US6567337B1 (en) | Pulsed circuit topology to perform a memory array write operation | |
| JP2004336123A (ja) | 半導体集積回路 | |
| JP3572700B2 (ja) | Mos型スタティックフリップフロップ | |
| JP2538628B2 (ja) | 半導体集積回路 | |
| JP2569750B2 (ja) | 同期型ドライバ回路 | |
| US7324098B1 (en) | Driving circuit for display device | |
| JPH05145385A (ja) | Cmos出力バツフア回路 | |
| JPH0325817B2 (enExample) | ||
| JPH1116345A (ja) | カウンタ回路及びそれを用いた半導体メモリ装置 | |
| JPH1065514A (ja) | クロック駆動回路 | |
| JPS61220199A (ja) | スタテイク型シフトレジスタおよびその制御方法 | |
| JPH02257499A (ja) | シフトレジスタ回路 | |
| JP2005286797A (ja) | 信号生成回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040127 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040421 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040621 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20040715 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20040715 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20070730 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080730 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080730 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090730 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100730 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110730 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110730 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120730 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120730 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130730 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees | ||
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: R3D04 |