GB2343310A - Clock pulse generator for LCD - Google Patents
Clock pulse generator for LCD Download PDFInfo
- Publication number
- GB2343310A GB2343310A GB9823369A GB9823369A GB2343310A GB 2343310 A GB2343310 A GB 2343310A GB 9823369 A GB9823369 A GB 9823369A GB 9823369 A GB9823369 A GB 9823369A GB 2343310 A GB2343310 A GB 2343310A
- Authority
- GB
- United Kingdom
- Prior art keywords
- control signal
- stage
- generator
- transistor
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
- H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
- H03K5/15093—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using devices arranged in a shift register
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/06—Clock generators producing several clock signals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Shift Register Type Memory (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9823369A GB2343310A (en) | 1998-10-27 | 1998-10-27 | Clock pulse generator for LCD |
| US09/426,607 US6249168B1 (en) | 1998-10-27 | 1999-10-26 | Clock pulse generator |
| JP30437099A JP3580484B2 (ja) | 1998-10-27 | 1999-10-26 | クロックパルス発生器、空間光変調器およびディスプレイ |
| KR1019990046763A KR100349821B1 (ko) | 1998-10-27 | 1999-10-27 | 클록 펄스 발생기, 공간 광 변조기 및 디스플레이 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9823369A GB2343310A (en) | 1998-10-27 | 1998-10-27 | Clock pulse generator for LCD |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| GB9823369D0 GB9823369D0 (en) | 1998-12-23 |
| GB2343310A true GB2343310A (en) | 2000-05-03 |
Family
ID=10841273
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB9823369A Withdrawn GB2343310A (en) | 1998-10-27 | 1998-10-27 | Clock pulse generator for LCD |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6249168B1 (enExample) |
| JP (1) | JP3580484B2 (enExample) |
| KR (1) | KR100349821B1 (enExample) |
| GB (1) | GB2343310A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6704881B1 (en) | 2000-08-31 | 2004-03-09 | Micron Technology, Inc. | Method and apparatus for providing symmetrical output data for a double data rate DRAM |
| KR102060044B1 (ko) * | 2018-09-13 | 2019-12-27 | 아주대학교산학협력단 | 펄스 드라이버 및 그 구동방법 |
| TWI864965B (zh) * | 2023-08-16 | 2024-12-01 | 崛智科技股份有限公司 | 脈波信號產生裝置及其控制裝置 |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4295055A (en) * | 1978-06-12 | 1981-10-13 | Hitachi, Ltd. | Circuit for generating scanning pulses |
| US4538288A (en) * | 1982-09-08 | 1985-08-27 | Sony Corporation | Shift register circuit with multiple, tapped outputs having pull-down transistors |
| US4679214A (en) * | 1983-09-20 | 1987-07-07 | Fujitsu Limited | Shift register for refreshing a MIS dynamic memory |
| US5631940A (en) * | 1995-03-31 | 1997-05-20 | Nec Corporation | Thin film boot strap shift register |
| WO1997025716A1 (fr) * | 1996-01-11 | 1997-07-17 | Thomson-Lcd | Perfectionnement aux registres a decalage utilisant des transistors 'mis' de meme polarite |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5974724A (ja) * | 1982-10-21 | 1984-04-27 | Sony Corp | パルス発生回路 |
| JPH0634154B2 (ja) * | 1983-01-21 | 1994-05-02 | シチズン時計株式会社 | マトリクス型表示装置の駆動回路 |
| US5136622A (en) * | 1991-02-28 | 1992-08-04 | Thomson, S.A. | Shift register, particularly for a liquid crystal display |
| US5335254A (en) * | 1993-04-27 | 1994-08-02 | Industrial Technology Research Institute, Taiwan | Shift register system for driving active matrix display |
| US5434899A (en) * | 1994-08-12 | 1995-07-18 | Thomson Consumer Electronics, S.A. | Phase clocked shift register with cross connecting between stages |
| US5859630A (en) * | 1996-12-09 | 1999-01-12 | Thomson Multimedia S.A. | Bi-directional shift register |
-
1998
- 1998-10-27 GB GB9823369A patent/GB2343310A/en not_active Withdrawn
-
1999
- 1999-10-26 US US09/426,607 patent/US6249168B1/en not_active Expired - Lifetime
- 1999-10-26 JP JP30437099A patent/JP3580484B2/ja not_active Expired - Fee Related
- 1999-10-27 KR KR1019990046763A patent/KR100349821B1/ko not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4295055A (en) * | 1978-06-12 | 1981-10-13 | Hitachi, Ltd. | Circuit for generating scanning pulses |
| US4538288A (en) * | 1982-09-08 | 1985-08-27 | Sony Corporation | Shift register circuit with multiple, tapped outputs having pull-down transistors |
| US4679214A (en) * | 1983-09-20 | 1987-07-07 | Fujitsu Limited | Shift register for refreshing a MIS dynamic memory |
| US5631940A (en) * | 1995-03-31 | 1997-05-20 | Nec Corporation | Thin film boot strap shift register |
| WO1997025716A1 (fr) * | 1996-01-11 | 1997-07-17 | Thomson-Lcd | Perfectionnement aux registres a decalage utilisant des transistors 'mis' de meme polarite |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20000029340A (ko) | 2000-05-25 |
| JP2000232338A (ja) | 2000-08-22 |
| JP3580484B2 (ja) | 2004-10-20 |
| KR100349821B1 (ko) | 2002-08-22 |
| US6249168B1 (en) | 2001-06-19 |
| GB9823369D0 (en) | 1998-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6377099B1 (en) | Static clock pulse generator, spatial light modulator and display | |
| JP4737627B2 (ja) | スタティッククロックパルス発生器およびディスプレイ | |
| KR100438525B1 (ko) | 쉬프트 레지스터 회로 | |
| US7190342B2 (en) | Shift register and display apparatus using same | |
| US5250852A (en) | Circuitry and method for latching a logic state | |
| JP4453476B2 (ja) | シフト回路、シフトレジスタ回路および表示装置 | |
| US6876352B1 (en) | Scanning circuit | |
| US7406146B2 (en) | Shift register circuit | |
| JPH05276016A (ja) | ランダム論理適用のための動的レイショレス・サーキットリー | |
| CN101223606B (zh) | 信号输出电路、移位寄存器、输出信号生成方法、显示装置驱动电路和显示装置 | |
| KR100346586B1 (ko) | 클럭 펄스 발생기, 공간 광 변조기 및 표시 장치 | |
| US6249168B1 (en) | Clock pulse generator | |
| JPH09312553A (ja) | 論理回路 | |
| KR0159324B1 (ko) | 데이터 출력회로 | |
| JP2006039572A (ja) | ディスプレイデバイス駆動回路 | |
| CN100449604C (zh) | 移位寄存器电路及搭载该电路的显示器装置 | |
| KR100239445B1 (ko) | 디스플레이 소자의 데이터 구동 회로 | |
| JP4386523B2 (ja) | ダイナミック論理回路 | |
| JP3572700B2 (ja) | Mos型スタティックフリップフロップ | |
| JP3235105B2 (ja) | 演算回路 | |
| JP4305317B2 (ja) | シフトレジスタ回路および表示装置 | |
| KR100551897B1 (ko) | 저전력 래치 회로 | |
| KR20000013045A (ko) | 티.에프.티 액정구동장치에서 3레벨 방식의 게이트 구동회로 | |
| EP1622123A2 (en) | Display device driving circuit | |
| JP2005286797A (ja) | 信号生成回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |