JP3122756B2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JP3122756B2
JP3122756B2 JP03013780A JP1378091A JP3122756B2 JP 3122756 B2 JP3122756 B2 JP 3122756B2 JP 03013780 A JP03013780 A JP 03013780A JP 1378091 A JP1378091 A JP 1378091A JP 3122756 B2 JP3122756 B2 JP 3122756B2
Authority
JP
Japan
Prior art keywords
mos transistor
semiconductor device
gate
electrode
neuron
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP03013780A
Other languages
English (en)
Japanese (ja)
Other versions
JPH05335506A (ja
Inventor
直 柴田
忠弘 大見
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to JP03013780A priority Critical patent/JP3122756B2/ja
Priority to TW082103125A priority patent/TW228628B/zh
Priority to PCT/JP1992/000014 priority patent/WO1992012498A1/ja
Priority to EP92902751A priority patent/EP0566739A4/en
Priority to US08/087,675 priority patent/US5469085A/en
Priority to EP92902725A priority patent/EP0570584A1/en
Priority to PCT/JP1992/000019 priority patent/WO1992012575A1/ja
Publication of JPH05335506A publication Critical patent/JPH05335506A/ja
Priority to US08/488,405 priority patent/US5621336A/en
Priority to US08/511,495 priority patent/US5594372A/en
Application granted granted Critical
Publication of JP3122756B2 publication Critical patent/JP3122756B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/681—Floating-gate IGFETs having only two programming levels
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/065—Analogue means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • H03K17/6872—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor using complementary field-effect transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0036—Means reducing energy consumption

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Data Mining & Analysis (AREA)
  • Artificial Intelligence (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Computing Systems (AREA)
  • Computational Linguistics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Neurology (AREA)
  • Semiconductor Memories (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Non-Volatile Memory (AREA)
JP03013780A 1989-06-02 1991-01-12 半導体装置 Expired - Fee Related JP3122756B2 (ja)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP03013780A JP3122756B2 (ja) 1991-01-12 1991-01-12 半導体装置
TW082103125A TW228628B (enExample) 1991-01-12 1991-08-01
EP92902751A EP0566739A4 (en) 1991-01-12 1992-01-10 Semiconductor device
PCT/JP1992/000014 WO1992012498A1 (fr) 1991-01-12 1992-01-10 Dispositif a semi-conducteur
US08/087,675 US5469085A (en) 1991-01-12 1992-01-13 Source follower using two pairs of NMOS and PMOS transistors
EP92902725A EP0570584A1 (en) 1991-01-12 1992-01-13 Semiconductor device
PCT/JP1992/000019 WO1992012575A1 (fr) 1991-01-12 1992-01-13 Dispositif a semi-conducteurs
US08/488,405 US5621336A (en) 1989-06-02 1995-06-07 Neuron circuit
US08/511,495 US5594372A (en) 1989-06-02 1995-08-04 Source follower using NMOS and PMOS transistors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP03013780A JP3122756B2 (ja) 1991-01-12 1991-01-12 半導体装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP4024757A Division JP2686014B2 (ja) 1992-01-14 1992-01-14 半導体装置

Publications (2)

Publication Number Publication Date
JPH05335506A JPH05335506A (ja) 1993-12-17
JP3122756B2 true JP3122756B2 (ja) 2001-01-09

Family

ID=11842761

Family Applications (1)

Application Number Title Priority Date Filing Date
JP03013780A Expired - Fee Related JP3122756B2 (ja) 1989-06-02 1991-01-12 半導体装置

Country Status (4)

Country Link
EP (1) EP0566739A4 (enExample)
JP (1) JP3122756B2 (enExample)
TW (1) TW228628B (enExample)
WO (1) WO1992012498A1 (enExample)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5664211A (en) * 1993-06-08 1997-09-02 Theseus Research, Inc. Null convention threshold gate
US6020754A (en) * 1991-05-17 2000-02-01 Theseus Logic, Inc. Look up table threshold gates
US5656948A (en) * 1991-05-17 1997-08-12 Theseus Research, Inc. Null convention threshold gate
US5764081A (en) * 1991-05-17 1998-06-09 Theseus Logic, Inc. Null convention interface circuits
AU670241B2 (en) 1991-05-17 1996-07-11 Theseus Logic, Inc. Null convention speed independent logic
US5796962A (en) * 1991-05-17 1998-08-18 Theeus Logic Null convention bus
US5930522A (en) * 1992-02-14 1999-07-27 Theseus Research, Inc. Invocation architecture for generally concurrent process resolution
US5793662A (en) * 1993-06-08 1998-08-11 Theseus Research, Inc. Null convention adder
US5652902A (en) * 1993-06-08 1997-07-29 Theseus Research, Inc. Asynchronous register for null convention logic systems
JP3611041B2 (ja) * 1994-02-14 2005-01-19 直 柴田 半導体演算回路
US6327607B1 (en) 1994-08-26 2001-12-04 Theseus Research, Inc. Invocation architecture for generally concurrent process resolution
JPH10224224A (ja) * 1997-02-03 1998-08-21 Sunao Shibata 半導体演算装置
JPH10283793A (ja) * 1997-02-06 1998-10-23 Sunao Shibata 半導体回路
JPH10257352A (ja) 1997-03-15 1998-09-25 Sunao Shibata 半導体演算回路
JPH10260817A (ja) 1997-03-15 1998-09-29 Sunao Shibata 半導体演算回路及びデ−タ処理装置
US5814856A (en) * 1997-05-16 1998-09-29 National Semiconductor Corporation Variable and tunable VT MOSFET with poly and/or buried diffusion
JP4066211B2 (ja) * 1997-06-06 2008-03-26 財団法人国際科学振興財団 電荷転送増幅回路、電圧比較器及びセンスアンプ
JPH1196276A (ja) 1997-09-22 1999-04-09 Sunao Shibata 半導体演算回路
US5907693A (en) * 1997-09-24 1999-05-25 Theseus Logic, Inc. Autonomously cycling data processing architecture
US5986466A (en) 1997-10-08 1999-11-16 Theseus Logic, Inc. Programmable gate array
US6031390A (en) * 1997-12-16 2000-02-29 Theseus Logic, Inc. Asynchronous registers with embedded acknowledge collection
US6262593B1 (en) 1998-01-08 2001-07-17 Theseus Logic, Inc. Semi-dynamic and dynamic threshold gates with modified pull-up structures
EP1115204B1 (en) * 2000-01-07 2009-04-22 Nippon Telegraph and Telephone Corporation Function reconfigurable semiconductor device and integrated circuit configuring the semiconductor device
US6847071B2 (en) 2001-06-06 2005-01-25 Matsushita Electric Industrial Co., Ltd. Semiconductor device
US6844582B2 (en) 2002-05-10 2005-01-18 Matsushita Electric Industrial Co., Ltd. Semiconductor device and learning method thereof
JP5858020B2 (ja) * 2013-10-03 2016-02-10 株式会社デンソー 群情報記憶認識装置
EP3459019B1 (en) * 2016-05-17 2025-09-17 Silicon Storage Technology, Inc. Deep learning neural network classifier using non-volatile memory array
JP6833873B2 (ja) 2016-05-17 2021-02-24 シリコン ストーリッジ テクノロージー インコーポレイテッドＳｉｌｉｃｏｎ Ｓｔｏｒａｇｅ Ｔｅｃｈｎｏｌｏｇｙ， Ｉｎｃ． 不揮発性メモリアレイを使用したディープラーニングニューラルネットワーク分類器
JP6602279B2 (ja) * 2016-09-20 2019-11-06 株式会社東芝 メムキャパシタ、ニューロ素子およびニューラルネットワーク装置
US11087207B2 (en) 2018-03-14 2021-08-10 Silicon Storage Technology, Inc. Decoders for analog neural memory in deep learning artificial neural network
US10748630B2 (en) 2017-11-29 2020-08-18 Silicon Storage Technology, Inc. High precision and highly efficient tuning mechanisms and algorithms for analog neuromorphic memory in artificial neural networks
JP2021121876A (ja) * 2018-03-30 2021-08-26 ソニーセミコンダクタソリューションズ株式会社 積和演算装置及び積和演算方法
FR3081073B1 (fr) * 2018-05-14 2021-10-08 Univ Lille Synapse artificielle commutee
US11270763B2 (en) * 2019-01-18 2022-03-08 Silicon Storage Technology, Inc. Neural network classifier using array of three-gate non-volatile memory cells
US11409352B2 (en) 2019-01-18 2022-08-09 Silicon Storage Technology, Inc. Power management for an analog neural memory in a deep learning artificial neural network
US11023559B2 (en) 2019-01-25 2021-06-01 Microsemi Soc Corp. Apparatus and method for combining analog neural net with FPGA routing in a monolithic integrated circuit
US10720217B1 (en) 2019-01-29 2020-07-21 Silicon Storage Technology, Inc. Memory device and method for varying program state separation based upon frequency of use
US11423979B2 (en) 2019-04-29 2022-08-23 Silicon Storage Technology, Inc. Decoding system and physical layout for analog neural memory in deep learning artificial neural network

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5055897A (en) * 1988-07-27 1991-10-08 Intel Corporation Semiconductor cell for neural network and the like

Also Published As

Publication number Publication date
JPH05335506A (ja) 1993-12-17
EP0566739A4 (en) 1996-01-10
EP0566739A1 (en) 1993-10-27
TW228628B (enExample) 1994-08-21
WO1992012498A1 (fr) 1992-07-23

Similar Documents

Publication Publication Date Title
JP3122756B2 (ja) 半導体装置
US5621336A (en) Neuron circuit
US4950917A (en) Semiconductor cell for neural network employing a four-quadrant multiplier
US5818081A (en) Semiconductor device
JP2662559B2 (ja) 半導体装置
US10818333B2 (en) Circuitry for one-transistor synapse cell and operation method of the same
Bayat et al. Redesigning commercial floating-gate memory for analog computing applications
US20040211994A1 (en) Semiconductor device
US11055611B2 (en) Circuit for CMOS based resistive processing unit
US10134472B1 (en) Floating gate architecture for deep neural network application
JPH06139380A (ja) 半導体神経回路装置
JP3269659B2 (ja) 半導体装置
JPH0637312A (ja) シナプスｍｏｓトランジスタ
JPH06274661A (ja) シナプス回路およびそれを用いたニューラルネットワークシステム
JP3119392B2 (ja) 半導体装置
Borgstrom et al. Programmable current-mode neural network for implementation in analogue MOS VLSI
US11972340B2 (en) Weight memory device with variable capacitance, weight memory system, and operation methods therefor
Kim et al. A programmable analog CMOS synapse for neural networks
JP3578749B2 (ja) 半導体装置
JP4167628B2 (ja) 論理変換回路
JPH09237307A (ja) 半導体装置
KR102856063B1 (ko) 이중 게이트 tft 기반의 전하 저장형 시냅스 소자와 시냅스 어레이
JPH11260943A (ja) ４端子デバイス
Bayat et al. Redesigning Commercial Floating-Gate Memory for Analog Computing Applications

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees