JP2819614B2 - 樹脂封止型半導体装置 - Google Patents

樹脂封止型半導体装置

Info

Publication number
JP2819614B2
JP2819614B2 JP1129165A JP12916589A JP2819614B2 JP 2819614 B2 JP2819614 B2 JP 2819614B2 JP 1129165 A JP1129165 A JP 1129165A JP 12916589 A JP12916589 A JP 12916589A JP 2819614 B2 JP2819614 B2 JP 2819614B2
Authority
JP
Japan
Prior art keywords
resin
semiconductor device
island
internal
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1129165A
Other languages
English (en)
Other versions
JPH02307225A (ja
Inventor
義裕 北村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1129165A priority Critical patent/JP2819614B2/ja
Publication of JPH02307225A publication Critical patent/JPH02307225A/ja
Application granted granted Critical
Publication of JP2819614B2 publication Critical patent/JP2819614B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は樹脂封止型半導体装置に関する。
〔従来の技術〕
樹脂封止型半導体装置は、種々のパッケージに組立て
ることができるように半導体チップに設けた外部回路接
続用の電極パッドのすべてのパッケージに対応できるよ
うに配置してある。
第2図は従来の樹脂封止型半導体装置の一例を示す部
分平面図である。
第2図に示すように、アイランド6の上に搭載した半
導体チップ4の内部配線5に接続して設けた電極パッド
3e,3fと、アイランド6の周囲に設けた内部リード7c,7d
と電極パッド3fとリード7dとの間を電気的に接続する金
属細線2とを含んで構成されている。ここで、電極パッ
ド3eはいずれの内部リードとも接続されず空パッドとな
っている。
〔発明が解決しようとする課題〕
上述した従来の樹脂封止型半導体装置は、内部配線に
接続された電極パッドのうちの一部にいずれの内部リー
ドとも接続されない空パッドを有しているので、耐湿性
において樹脂内部へ侵入する水分や不純分によって、ア
ルミニウム層が露出している空きパッドの腐蝕が発生
し、断線してしまうという欠点があった。
〔課題を解決するための手段〕
本発明の樹脂封止型半導体装置は、アイランド上に搭
載した半導体チップに設けた電極パッドと、前記アイラ
ンドの周囲に設けて前記電極パッドと電気的に接続した
内部リードとを有する樹脂封止型半導体装置において、
前記半導体チップの内部配線に接続された前記電極パッ
ドのうち、前記内部リードのいずれとも接続されていな
い空きパッドの表面に設けて腐蝕を防止するボール状バ
ンプを有する。
〔実施例〕
次に、本発明について図面を参照して説明する。
第1図は本発明の一実施例の部分斜視図である。
アイランド6に搭載された半導体チップ4に設けた電
極パッド3a,3b,3c,3dの内の電極3a,3cをアイランド6の
周囲に設けた内部リード7a,7bにそれぞれ金属細線2に
より接続する。次に、空きパッドとなっている電極パッ
ド3b,3dにボールボンディング法によるバンプ1を圧着
して形成する。このように、半導体チップ4の空きパッ
ド全てにバンプ1を形成して水分,不純物の侵入による
アルミ腐蝕を抑えることができる。
〔発明の効果〕
以上説明したように本発明は、全ての空きパッドにバ
ール状バンプを圧着することにより空きパッドに発生す
るアルミニウム層の腐蝕を防ぎ、耐湿性を向上できると
いう効果がある。
【図面の簡単な説明】
第1図は本発明の一実施例の部分斜視図、第2図は従来
の樹脂封止型半導体装置の一例を示す部分平面図であ
る。 1……バンプ、2……金属細線、3a,3b,3c,3d,3e,3f…
…電極パッド、4……半導体チップ、5……内部配線、
6……アイランド、7a,7b,7c,7d……内部リード。

Claims (1)

    (57)【特許請求の範囲】
  1. 【請求項1】アイランド上に搭載した半導体チップに設
    けた電極パッドと、前記アイランドの周囲に設けて前記
    電極パッドと電気的に接続した内部リードとを有する樹
    脂封止型半導体装置において、前記半導体チップの内部
    配線に接続された前記電極パッドのうち、前記内部リー
    ドのいずれとも接続されていない空きパッドの表面に設
    けて腐蝕を防止するボール状バンプを有することを特徴
    とする樹脂封止型半導体装置。
JP1129165A 1989-05-22 1989-05-22 樹脂封止型半導体装置 Expired - Lifetime JP2819614B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1129165A JP2819614B2 (ja) 1989-05-22 1989-05-22 樹脂封止型半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1129165A JP2819614B2 (ja) 1989-05-22 1989-05-22 樹脂封止型半導体装置

Publications (2)

Publication Number Publication Date
JPH02307225A JPH02307225A (ja) 1990-12-20
JP2819614B2 true JP2819614B2 (ja) 1998-10-30

Family

ID=15002751

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1129165A Expired - Lifetime JP2819614B2 (ja) 1989-05-22 1989-05-22 樹脂封止型半導体装置

Country Status (1)

Country Link
JP (1) JP2819614B2 (ja)

Also Published As

Publication number Publication date
JPH02307225A (ja) 1990-12-20

Similar Documents

Publication Publication Date Title
TW429567B (en) Stack package and method of fabricating the same
KR100239695B1 (ko) 칩 사이즈 반도체 패키지 및 그 제조 방법
US7045882B2 (en) Semiconductor package including flip chip
JPH0394438A (ja) 半導体チップモジュール
US6768212B2 (en) Semiconductor packages and methods for manufacturing such semiconductor packages
JP2819614B2 (ja) 樹脂封止型半導体装置
JPH07101698B2 (ja) 樹脂封止型半導体装置の製造方法
JPH03153048A (ja) 半導体装置
JPH10335366A (ja) 半導体装置
JP2665061B2 (ja) ワイヤーボンディング方法
JPH11260850A (ja) 半導体装置およびその製造方法
JPS63152161A (ja) 半導体装置
JP3847432B2 (ja) 樹脂封止半導体装置及びその製造方法
JP3255896B2 (ja) チップ・オン・チップ構造の半導体装置
US6323541B1 (en) Structure for manufacturing a semiconductor die with copper plated tapes
JP2681145B2 (ja) 樹脂封止半導体装置
KR0184447B1 (ko) 본딩테이프의 구조
JPH11135669A (ja) Csp型半導体装置
TW445607B (en) Semiconductor device
JP3203209B2 (ja) 半導体装置
JP2755032B2 (ja) 半導体装置
JPH04368140A (ja) 半導体装置
KR970072341A (ko) 본딩패드의 범프와 내장된 리드 프레임이 접착된 패키지 및 그의 제조방법
JPH04241445A (ja) 半導体集積回路装置
JPH053137B2 (ja)