JP2672956B2 - 並列乗算器 - Google Patents

並列乗算器

Info

Publication number
JP2672956B2
JP2672956B2 JP63014184A JP1418488A JP2672956B2 JP 2672956 B2 JP2672956 B2 JP 2672956B2 JP 63014184 A JP63014184 A JP 63014184A JP 1418488 A JP1418488 A JP 1418488A JP 2672956 B2 JP2672956 B2 JP 2672956B2
Authority
JP
Japan
Prior art keywords
unit
multiplier
control signal
product
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63014184A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01189724A (ja
Inventor
栄一 西村
孝雄 中村
久起 石田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP63014184A priority Critical patent/JP2672956B2/ja
Priority to US07/300,492 priority patent/US4982355A/en
Priority to DE3901995A priority patent/DE3901995A1/de
Publication of JPH01189724A publication Critical patent/JPH01189724A/ja
Priority to US07/579,343 priority patent/US5010510A/en
Application granted granted Critical
Publication of JP2672956B2 publication Critical patent/JP2672956B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5306—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products
    • G06F7/5312—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products using carry save adders
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/762—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data having at least two separately controlled rearrangement levels, e.g. multistage interconnection networks

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
JP63014184A 1988-01-25 1988-01-25 並列乗算器 Expired - Lifetime JP2672956B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP63014184A JP2672956B2 (ja) 1988-01-25 1988-01-25 並列乗算器
US07/300,492 US4982355A (en) 1988-01-25 1989-01-20 Low-power parallel multiplier
DE3901995A DE3901995A1 (de) 1988-01-25 1989-01-24 Parallelmultiplizierer
US07/579,343 US5010510A (en) 1988-01-25 1990-09-07 Multiplying unit circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63014184A JP2672956B2 (ja) 1988-01-25 1988-01-25 並列乗算器

Publications (2)

Publication Number Publication Date
JPH01189724A JPH01189724A (ja) 1989-07-28
JP2672956B2 true JP2672956B2 (ja) 1997-11-05

Family

ID=11854044

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63014184A Expired - Lifetime JP2672956B2 (ja) 1988-01-25 1988-01-25 並列乗算器

Country Status (3)

Country Link
US (2) US4982355A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JP2672956B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3901995A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5200912A (en) * 1991-11-19 1993-04-06 Advanced Micro Devices, Inc. Apparatus for providing power to selected portions of a multiplying device
JP2862723B2 (ja) * 1992-03-16 1999-03-03 沖電気工業株式会社 ディジタル信号処理装置
EP0564752B1 (en) * 1992-04-10 1996-07-24 STMicroelectronics S.r.l. A diagonal propagation digital multiplier
US5333119A (en) * 1992-09-30 1994-07-26 Regents Of The University Of Minnesota Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing
JP3276444B2 (ja) * 1993-03-22 2002-04-22 三菱電機株式会社 除算回路
US5283755A (en) * 1993-04-14 1994-02-01 International Business Machines Corporation Multiplier employing carry select or carry look-ahead adders in hierarchical tree configuration
US5457646A (en) * 1993-10-12 1995-10-10 Industrial Technology Research Institute Partial carry-save pipeline multiplier
DE4432425A1 (de) * 1994-03-21 1995-09-28 Siemens Ag Multiplizierer in Carry-Ripple-Technik
DE4432432A1 (de) * 1994-09-12 1996-03-14 Siemens Ag Multiplizierer in Carry-Save-Technik
JP3427275B2 (ja) * 1994-06-15 2003-07-14 三菱電機株式会社 乗算器
US5787029A (en) * 1994-12-19 1998-07-28 Crystal Semiconductor Corp. Ultra low power multiplier
US5818743A (en) * 1995-04-21 1998-10-06 Texas Instruments Incorporated Low power multiplier
DE19521092C1 (de) * 1995-06-09 1996-07-25 Siemens Ag Schaltungsanordnung zur Realisierung einer binären Multipliziererzelle
US5729485A (en) * 1995-09-11 1998-03-17 Digital Equipment Corporation Fast determination of carry inputs from lower order product for radix-8 odd/even multiplier array
US5923273A (en) * 1996-11-18 1999-07-13 Crystal Semiconductor Corporation Reduced power FIR filter
US5974437A (en) * 1996-12-02 1999-10-26 Synopsys, Inc. Fast array multiplier
JPH10320378A (ja) * 1997-05-19 1998-12-04 Mitsubishi Electric Corp 演算装置
US6604120B1 (en) * 1997-09-04 2003-08-05 Cirrus Logic, Inc. Multiplier power saving design
US5914892A (en) * 1997-11-04 1999-06-22 Taiwan Semiconductor Manufacturing Co., Ltd Structure and method of array multiplication
US6215325B1 (en) 1999-03-29 2001-04-10 Synopsys, Inc. Implementing a priority function using ripple chain logic
US6963889B1 (en) 2000-02-24 2005-11-08 Intel Corporation Wave digital filter with low power consumption
SG118136A1 (en) * 2002-05-22 2006-01-27 Sylvester Chang Joseph A digital multiplier with reduced spurious switching by means of latch adders
US7546331B2 (en) * 2005-03-17 2009-06-09 Qualcomm Incorporated Low power array multiplier
US9787290B2 (en) * 2015-05-20 2017-10-10 Altera Corporation Resource-saving circuit structures for deeply pipelined systolic finite impulse response filters

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3900724A (en) * 1974-02-11 1975-08-19 Trw Inc Asynchronous binary multiplier using non-threshold logic
US4302819A (en) * 1979-10-22 1981-11-24 Hewlett-Packard Company Fault tolerant monolithic multiplier
US4409665A (en) * 1979-12-26 1983-10-11 Texas Instruments Incorporated Turn-off-processor between keystrokes
JPS5731042A (en) * 1980-07-31 1982-02-19 Toshiba Corp Multiplaying and dividing circuits
JPS5731043A (en) * 1980-07-31 1982-02-19 Toshiba Corp Semiconductor operating circuit
US4369500A (en) * 1980-10-20 1983-01-18 Motorola Inc. High speed NXM bit digital, repeated addition type multiplying circuit
JPS5949640A (ja) * 1982-09-16 1984-03-22 Toshiba Corp 乗算回路
FR2540261A1 (fr) * 1983-01-28 1984-08-03 Labo Cent Telecommunicat Multiplieur parallele en circuit integre mos du type pipe-line
JPS6045842A (ja) * 1983-08-23 1985-03-12 Matsushita Electric Ind Co Ltd 乗算回路
US4748583A (en) * 1984-09-17 1988-05-31 Siemens Aktiengesellschaft Cell-structured digital multiplier of semi-systolic construction
US4736335A (en) * 1984-11-13 1988-04-05 Zoran Corporation Multiplier-accumulator circuit using latched sums and carries
US4887233A (en) * 1986-03-31 1989-12-12 American Telephone And Telegraph Company, At&T Bell Laboratories Pipeline arithmetic adder and multiplier

Also Published As

Publication number Publication date
DE3901995C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-05-27
US5010510A (en) 1991-04-23
JPH01189724A (ja) 1989-07-28
DE3901995A1 (de) 1989-08-03
US4982355A (en) 1991-01-01

Similar Documents

Publication Publication Date Title
JP2672956B2 (ja) 並列乗算器
JP2976114B2 (ja) 加算器回路
US4525797A (en) N-bit carry select adder circuit having only one full adder per bit
JPH0326411B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0517241A2 (en) Interleaved multiplier accumulator
US4796219A (en) Serial two's complement multiplier
JP3556950B2 (ja) 高速算術演算装置のけた上げ先見加算器段の数を減少させる構造及び方法
JP3277089B2 (ja) 乗算器及び積和演算装置
JP2002328915A (ja) 時分割方式の行列演算器
US4843585A (en) Pipelineable structure for efficient multiplication and accumulation operations
US5781462A (en) Multiplier circuitry with improved storage and transfer of booth control coefficients
US6144979A (en) Method and apparatus for performing multiply operation of floating point data in 2-cycle pipeline scheme
EP0535395B1 (en) Partial multiplier selector for multiplication circuit
EP0174397A2 (en) Dummy load controlled multi-level logic single clock logic circuit
JP2825255B2 (ja) 半導体集積回路装置
EP0213854A2 (en) Fixed-Coefficient serial multiplication and digital circuits therefor
JP3155026B2 (ja) 累算器
JP2864598B2 (ja) ディジタル演算回路
JPH0934687A (ja) 演算回路および演算方法
JPS59198020A (ja) デイジタル信号処理装置
Gopi et al. 128 Bit unsigned multiplier design and implementation using an efficient SQRT-CSLA
JP2894749B2 (ja) 並列乗算器
JPH0375903B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0673103B2 (ja) 浮動小数点乗算回路
JPS62216034A (ja) 並列乗算器

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080711

Year of fee payment: 11

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080711

Year of fee payment: 11