JP2588514Y2 - 通信制御装置 - Google Patents
通信制御装置Info
- Publication number
- JP2588514Y2 JP2588514Y2 JP1990088602U JP8860290U JP2588514Y2 JP 2588514 Y2 JP2588514 Y2 JP 2588514Y2 JP 1990088602 U JP1990088602 U JP 1990088602U JP 8860290 U JP8860290 U JP 8860290U JP 2588514 Y2 JP2588514 Y2 JP 2588514Y2
- Authority
- JP
- Japan
- Prior art keywords
- buffer memory
- data
- address
- dma controller
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004891 communication Methods 0.000 title claims description 21
- 230000005540 biological transmission Effects 0.000 claims description 8
- 238000000034 method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Landscapes
- Communication Control (AREA)
- Bus Control (AREA)
- Computer And Data Communications (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990088602U JP2588514Y2 (ja) | 1990-08-24 | 1990-08-24 | 通信制御装置 |
EP91114022A EP0473059B1 (en) | 1990-08-22 | 1991-08-21 | Communication control system |
DE69132236T DE69132236T2 (de) | 1990-08-22 | 1991-08-21 | Übertragungssteuerungssystem |
US08/316,830 US5430844A (en) | 1990-08-22 | 1994-10-03 | Communication control system for transmitting, from one data processing device to another, data along with an identification of the address at which the data is to be stored upon reception |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990088602U JP2588514Y2 (ja) | 1990-08-24 | 1990-08-24 | 通信制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0446740U JPH0446740U (enrdf_load_stackoverflow) | 1992-04-21 |
JP2588514Y2 true JP2588514Y2 (ja) | 1999-01-13 |
Family
ID=31821950
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1990088602U Expired - Fee Related JP2588514Y2 (ja) | 1990-08-22 | 1990-08-24 | 通信制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2588514Y2 (enrdf_load_stackoverflow) |
-
1990
- 1990-08-24 JP JP1990088602U patent/JP2588514Y2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0446740U (enrdf_load_stackoverflow) | 1992-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3513291B2 (ja) | データ転送装置 | |
JPS5987569A (ja) | デ−タ自動連続処理回路 | |
EP0473059B1 (en) | Communication control system | |
JP2588514Y2 (ja) | 通信制御装置 | |
US5588120A (en) | Communication control system for transmitting, from one data processing device to another, data of different formats along with an identification of the format and its corresponding DMA controller | |
JP3304395B2 (ja) | データ転送装置及びデータ転送方法 | |
JP4793798B2 (ja) | マイクロコンピュータ | |
JPS5936773B2 (ja) | ロ−カルバ−スト転送制御方式 | |
JP2627355B2 (ja) | データ通信方式 | |
JP2595808B2 (ja) | 分散処理用メモリ装置 | |
JP2001043182A (ja) | パラレルバスシステム | |
JP2589205B2 (ja) | 通信制御システム | |
JPS5819970A (ja) | メモリアクセス制御方式 | |
JPS6019023B2 (ja) | デ−タ処理装置 | |
JPH06348644A (ja) | Dma回路 | |
JPH0395652A (ja) | 二重化システム用記憶装置 | |
JPH0330899B2 (enrdf_load_stackoverflow) | ||
JPS58220542A (ja) | デ−タ通信インタフエ−ス回路 | |
JPS6255167B2 (enrdf_load_stackoverflow) | ||
JPH05298179A (ja) | メモリ制御システム | |
JPS6326906B2 (enrdf_load_stackoverflow) | ||
JPH06301639A (ja) | バス間データ転送装置 | |
JPH04163664A (ja) | 分散メモリ型の並列計算機システム | |
JPS61271557A (ja) | インタフエ−ス補助装置 | |
JPH0519918A (ja) | Ioバス制御システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |