JP2509092Y2 - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JP2509092Y2 JP2509092Y2 JP1989152868U JP15286889U JP2509092Y2 JP 2509092 Y2 JP2509092 Y2 JP 2509092Y2 JP 1989152868 U JP1989152868 U JP 1989152868U JP 15286889 U JP15286889 U JP 15286889U JP 2509092 Y2 JP2509092 Y2 JP 2509092Y2
- Authority
- JP
- Japan
- Prior art keywords
- adhesive
- diffusion plate
- heat diffusion
- wiring board
- semiconductor element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989152868U JP2509092Y2 (ja) | 1989-12-29 | 1989-12-29 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989152868U JP2509092Y2 (ja) | 1989-12-29 | 1989-12-29 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0392051U JPH0392051U (US20110009641A1-20110113-C00256.png) | 1991-09-19 |
JP2509092Y2 true JP2509092Y2 (ja) | 1996-08-28 |
Family
ID=31699107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989152868U Expired - Lifetime JP2509092Y2 (ja) | 1989-12-29 | 1989-12-29 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2509092Y2 (US20110009641A1-20110113-C00256.png) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007184351A (ja) * | 2006-01-05 | 2007-07-19 | Nec Electronics Corp | 半導体装置及びその製造方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3057986U (ja) * | 1998-09-25 | 1999-06-08 | モリト株式会社 | スポーツ靴用靴底 |
-
1989
- 1989-12-29 JP JP1989152868U patent/JP2509092Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0392051U (US20110009641A1-20110113-C00256.png) | 1991-09-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2825083B2 (ja) | 半導体素子の実装構造 | |
US5288006A (en) | Method of bonding tab inner lead and bonding tool | |
JPH0837190A (ja) | 半導体装置 | |
KR950701454A (ko) | 다중 금속화층을 갖는 무범프 본딩 방법(bumpless bonding process having multilayer metallization) | |
JPH03127843A (ja) | 半導体集積回路装置 | |
JP2509092Y2 (ja) | 半導体装置 | |
JP3558459B2 (ja) | インナーリード接続方法 | |
USRE37690E1 (en) | Lead frame and semiconductor device | |
JPH0831967A (ja) | 半導体装置のパッケージ構造 | |
JP3261912B2 (ja) | バンプ付き半導体装置およびその製造方法 | |
JPH0653271A (ja) | 半導体装置のワイヤーボンディング方法 | |
JP2002170916A (ja) | 半導体装置 | |
JP3918303B2 (ja) | 半導体パッケージ | |
JPH06120296A (ja) | 半導体集積回路装置 | |
JPS63143851A (ja) | 半導体装置 | |
JPH08222655A (ja) | 電子部品の電極構造とその製造方法 | |
JP2617638B2 (ja) | 半導体装置用リードフレーム | |
JPH04266038A (ja) | Lsiチップの実装構造 | |
JPH0574776A (ja) | 半導体装置の実装構造 | |
JPH11163019A (ja) | 半導体装置およびその製造方法 | |
JPH10112475A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP3482837B2 (ja) | 半導体装置 | |
JPH02306641A (ja) | 半導体素子実装用回路基板 | |
JP2630281B2 (ja) | セラミックパッケージおよびその製造方法 | |
JP2001085475A (ja) | テープフィルム及び半導体パッケージ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |