JP2023515383A5 - - Google Patents

Info

Publication number
JP2023515383A5
JP2023515383A5 JP2022548828A JP2022548828A JP2023515383A5 JP 2023515383 A5 JP2023515383 A5 JP 2023515383A5 JP 2022548828 A JP2022548828 A JP 2022548828A JP 2022548828 A JP2022548828 A JP 2022548828A JP 2023515383 A5 JP2023515383 A5 JP 2023515383A5
Authority
JP
Japan
Prior art keywords
circuit
signal
state
bus
data rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022548828A
Other languages
English (en)
Japanese (ja)
Other versions
JP7716052B2 (ja
JP2023515383A (ja
Filing date
Publication date
Priority claimed from US17/174,119 external-priority patent/US11309892B2/en
Application filed filed Critical
Publication of JP2023515383A publication Critical patent/JP2023515383A/ja
Publication of JP2023515383A5 publication Critical patent/JP2023515383A5/ja
Application granted granted Critical
Publication of JP7716052B2 publication Critical patent/JP7716052B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2022548828A 2020-02-12 2021-02-12 データバス信号調整器及びレベルシフタ Active JP7716052B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202062975227P 2020-02-12 2020-02-12
US62/975,227 2020-02-12
US17/174,119 US11309892B2 (en) 2020-02-12 2021-02-11 Data bus signal conditioner and level shifter
US17/174,119 2021-02-11
PCT/US2021/017776 WO2021163422A1 (en) 2020-02-12 2021-02-12 Data bus signal conditioner and level shifter

Publications (3)

Publication Number Publication Date
JP2023515383A JP2023515383A (ja) 2023-04-13
JP2023515383A5 true JP2023515383A5 (https=) 2024-02-16
JP7716052B2 JP7716052B2 (ja) 2025-07-31

Family

ID=77177992

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022548828A Active JP7716052B2 (ja) 2020-02-12 2021-02-12 データバス信号調整器及びレベルシフタ

Country Status (5)

Country Link
US (3) US11309892B2 (https=)
EP (1) EP4104061A4 (https=)
JP (1) JP7716052B2 (https=)
CN (1) CN115039087A (https=)
WO (1) WO2021163422A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11309892B2 (en) * 2020-02-12 2022-04-19 Texas Instruments Incorporated Data bus signal conditioner and level shifter
JP7754485B2 (ja) * 2021-11-12 2025-10-15 Necプラットフォームズ株式会社 信号波形設定装置
CN115498718A (zh) * 2022-08-04 2022-12-20 深圳市海能达通信有限公司 一种通信接口电路及电子装置
US12449878B2 (en) * 2023-09-01 2025-10-21 Parade Technologies, Ltd. Exiting of low power modes of redrivers and retimers

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100272671B1 (ko) 1998-03-09 2000-11-15 윤종용 데이터 트랜시버 및 그것을 갖는 버스 인터페이스
US7170949B2 (en) * 2002-03-14 2007-01-30 Intel Corporation Methods and apparatus for signaling on a differential link
CN103703451B (zh) 2011-05-25 2016-09-07 斯兰纳私人集团有限公司 具有usb2.0高速模式和自动速度检测的usb隔离器集成电路
US20140149609A1 (en) * 2012-11-29 2014-05-29 Kok Hong Chan Detecting device disconnect in a repeater
US9710411B2 (en) 2013-01-24 2017-07-18 Texas Instruments Incorporated Signal conditioner
US10237087B2 (en) 2013-09-02 2019-03-19 Samsung Electronics Co., Ltd. Method for controlling transmission speed and electronic device thereof
US9606955B2 (en) 2014-02-10 2017-03-28 Intel Corporation Embedded universal serial bus solutions
US10042807B2 (en) * 2016-04-05 2018-08-07 Infineon Technologies Ag Differential bus receiver with four-quadrant input circuit
US10057090B2 (en) 2016-09-26 2018-08-21 Qualcomm Incorporated Apparatus and method for transmitting data signal based on various transmission modes
US10887075B2 (en) * 2017-03-28 2021-01-05 Intel Corporation Method and system for adaptive link training mechanism to calibrate an embedded universal serial bus redriver clock
US20190280679A1 (en) 2018-03-08 2019-09-12 Microchip Technology Incorporated Rise and Fall Time Mismatch Adjustment Circuit for USB-On-The-Go Modules
US10425124B1 (en) * 2018-03-14 2019-09-24 Pericom Semiconductor Corporation Repeaters with fast transitions from low-power standby to low-frequency signal transmission
JP2019175308A (ja) * 2018-03-29 2019-10-10 セイコーエプソン株式会社 回路装置、電子機器及びケーブルハーネス
US11309892B2 (en) * 2020-02-12 2022-04-19 Texas Instruments Incorporated Data bus signal conditioner and level shifter

Similar Documents

Publication Publication Date Title
JP2023515383A5 (https=)
JP5363967B2 (ja) クロックデータリカバリ回路、表示装置用データ転送装置及び表示装置用データ転送方法
CN203457123U (zh) 用于时钟布置的装置和系统
JP6068193B2 (ja) 受信装置及び送受信システム
JP5553999B2 (ja) デジタル位相ロックループを実施するためのシステム及び方法
KR20100092562A (ko) 지연고정루프 기반의 클럭 복원부가 구비된 수신부 장치
JP2009232462A (ja) クロック情報とデータを伝送する装置及び方法
CN108370260B (zh) 电力线通信装置以及具备电力线通信装置的电子控制装置
EP1434382B1 (en) Serial data transferring apparatus
WO2015156089A1 (ja) 受信装置
KR20110132308A (ko) 지연고정루프 기반의 클럭 복원부가 구비된 수신부 장치의 데이터 수신방법
JPWO2010067448A1 (ja) 受信装置、伝送装置及び伝送方法
KR20200057158A (ko) 클록 장애를 복원하는 수신 장치 및 이를 포함하는 전송 시스템
CN102130468A (zh) 同步控制装置及其同步控制方法、并联发电系统
JP5704988B2 (ja) 通信装置
JP4598872B2 (ja) タイミングリカバリ回路、通信ノード、ネットワークシステム、及び電子機器
JP2019097080A (ja) 信号再生回路、光モジュール及び信号再生方法
KR101483942B1 (ko) 클록 복원을 위한 리시버
CN104348587A (zh) 单线信号传输装置及传输方法
JP2011130231A (ja) パラメータ設定装置およびパラメータ設定方法
JP2010199987A (ja) クロックリカバリ回路、及びそれを備えるクロックデータリカバリ回路
JP6163895B2 (ja) 受信クロック抽出回路
JP5926583B2 (ja) 情報処理装置、シリアル通信システムおよびそれらの通信初期化の方法、並びにシリアル通信装置
JP2008236178A (ja) シリアルデータ受信回路
JP5921264B2 (ja) シリアル通信システムおよびその通信初期化の方法、並びにシリアル通信装置およびその通信初期化の方法