JP2019029014A - メモリ装置及びメモリモジュール - Google Patents
メモリ装置及びメモリモジュール Download PDFInfo
- Publication number
- JP2019029014A JP2019029014A JP2018137468A JP2018137468A JP2019029014A JP 2019029014 A JP2019029014 A JP 2019029014A JP 2018137468 A JP2018137468 A JP 2018137468A JP 2018137468 A JP2018137468 A JP 2018137468A JP 2019029014 A JP2019029014 A JP 2019029014A
- Authority
- JP
- Japan
- Prior art keywords
- column
- row
- memory
- dram
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0656—Data buffering arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/24—Bit-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/109—Control signal input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Memory System (AREA)
- Debugging And Monitoring (AREA)
Abstract
Description
200、500 DRAMセルアレイ
201、501 プリチャージ回路
202、502 列ワードラインドライバ
203、503 行ワードラインドライバ
204、504 列感知増幅器
205、505 列ライトドライバ
206、506 行感知増幅器
207 行ライトドライバ
208 列ビットライン
209 行ビットライン
210 列ワードライン
211 行ワードライン
300、600 DRAMメモリ
301、601 列バッファ
302、602 行バッファ
303、603 マルチプレクサとグローバル感知増幅器
304、604 内部コントローラ
507 ライトワードラインドライバ
510 列ワードライン/行ビットライン
511 ライトワードライン
800 DIMM
801 メモリチップ
802 モジュールコントローラ
803 PCB
804 ピン
805 偏極溝
Claims (17)
- DRAM(Dynamic Random Access Memory)セルの複数の列とDRAMセルの複数の行で配列される複数のDRAMセルアレイと、
メモリ装置内部にあり、前記複数のDRAMセルアレイに連結され、前記メモリ装置に入力される命令を受信可能であり、そして前記複数のDRAMセルアレイへの列優先アクセス及び行優先アクセスを制御する前記受信された命令に応答するメモリコントローラと、を含むことを特徴とするメモリ装置。 - 各DRAMセルは、二つのトランジスター、一つのキャパシター(2T1C)メモリセルを含む、ことを特徴とする請求項1に記載のメモリ装置。
- 前記2T1Cメモリセルの各トランジスターは、前記キャパシターのストレージノードに直接に連結される端子を含む、ことを特徴とする請求項2に記載のメモリ装置。
- 前記2T1Cメモリセルの第1トランジスターは、前記キャパシターのストレージノードに直接に連結される端子を含み、そして前記2T1Cメモリセルの第2トランジスターは、前記キャパシターのストレージノードに直接に連結されるゲート端子を含む、ことを特徴とする請求項2に記載のメモリ装置。
- DRAM(Dynamic Random Access Memory)セルの複数の列とDRAMセルの複数の行を含むように配列され、複数の列ワードラインドライバラインと複数の行ワードラインドライバラインと、をさらに含み、各列ワードラインドライバラインは、DRAMセルの列の対応するDRAMセルに連結され、そして各行ワードラインドライバラインは、DRAMセルの行の対応するDRAMセルに連結される複数のDRAMセルアレイと、
各列ワードラインドライバは、DRAMセルの列の対応するDRAMセルに連結される複数の列ワードラインドライバと、
各行ワードラインドライバは、DRAMセルの行の対応するDRAMセルに連結される複数の行ワードラインドライバと、
メモリ装置内部にあり、前記複数の列ワードラインドライバと前記複数の行ワードラインドライバと連結され、前記メモリ装置に入力される命令を受信可能であり、そして前記複数のDRAMセルアレイへのアクセスを提供するように前記複数の列ワードラインドライバと前記複数の行ワードラインドライバを制御する前記受信された命令に応答するメモリコントローラと、を含む、ことを特徴とするメモリ装置。 - 前記複数のDRAMセルアレイは、複数の列ビットライン及び複数の行ビットラインをさらに含み、各列ビットラインは対応する列のDRAMセルに連結され、そして各行ビットラインは対応する行のDRAMセルに連結され、
前記メモリ装置は、
前記複数の列ビットラインに連結される列バッファと、
前記複数の行ビットラインに連結される行バッファと、をさらに含み、
前記メモリ装置内部にある前期メモリコントローラは、前記列バッファ及び前記行バッファにさらに連結され、そして前記受信された命令に応答して前記列バッファ及び前記行バッファの動作を制御する、ことを特徴とする請求項1又は5に記載のメモリ装置。 - 各列ビットライン及び各行ビットラインに連結されるプリチャージ回路と、をさらに含む、ことを特徴とする請求項6に記載のメモリ装置。
- 前記メモリ装置は、DIMM(Dual In−line Memory Module)の部分である、ことを特徴とする請求項6に記載のメモリ装置。
- 各DRAMセルは、二つのトランジスター、一つのキャパシター(2T1C)メモリセルを含む、ことを特徴とする請求項5に記載のメモリ装置。
- 前記2T1Cメモリセルの各トランジスターは、前記キャパシターの第1端子に直接に連結される端子を含む、ことを特徴とする請求項9に記載のメモリ装置。
- 前記2T1Cメモリセルの第1トランジスターは、前記キャパシターの第1端子に直接に連結される端子を含み、そして前記2T1Cメモリセルの第2トランジスターは、前記キャパシターの第1端子に直接に連結されるゲート端子を含む、ことを特徴とする請求項9に記載のメモリ装置。
- DIMM(Dual In−line Memory Module)セルの複数の列とDRAMセルの複数の行で配列される複数のDRAMセルアレイと、
メモリモジュール内部にあり、前記複数のDRAMセルアレイに連結され、前記メモリモジュールに入力される命令を受信可能であり、そして前記複数のDRAMセルアレイへの列優先アクセス及び行優先アクセスを制御するように前記受信された命令に応答するメモリコントローラと、を含み、
DIMM(Dual In−line Memory Module)フォームファクタ(form factor)と、をさらに含む、ことを特徴とするメモリモジュール。 - 前記複数のDRAMセルアレイは、複数の列ビットライン及び複数の行ビットラインをさらに含み、各列ビットラインは対応する列のDRAMセルに連結され、そして各行ビットラインは対応する行のDRAMセルに連結され、
前記メモリモジュールは、
前記複数の列ビットラインに連結される列バッファと、
前記複数の行ビットラインに連結される行バッファと、をさらに含み、
前記メモリモジュール内部にある前記メモリコントローラは、前記列バッファ及び前記行バッファにさらに連結され、そして前記受信された命令に応答して前記列バッファ及び前記行バッファの動作を制御する、ことを特徴とする請求項12に記載のメモリモジュール。 - 各列ビットライン及び各行ビットラインに連結されるプリチャージ回路と、をさらに含む、ことを特徴とする請求項13に記載のメモリモジュール。
- 各DRAMセルは、二つのトランジスター、一つのキャパシター(2T1C)メモリセルを含む、ことを特徴とする請求項12に記載のメモリモジュール。
- 前記2T1Cメモリセルの各トランジスターは、前記キャパシターのストレージノードに直接に連結される端子を含む、ことを特徴とする請求項15に記載のメモリモジュール。
- 前記2T1Cメモリセルの第1トランジスターは、前記キャパシターのストレージノードに直接に連結される端子を含み、そして前記2T1Cメモリセルの第2トランジスターは、前記キャパシターのストレージノードに直接に連結されるゲート端子を含む、ことを特徴とする請求項15に記載のメモリモジュール。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201762540556P | 2017-08-02 | 2017-08-02 | |
US62/540556 | 2017-08-02 | ||
US15/713,587 US11568920B2 (en) | 2017-08-02 | 2017-09-22 | Dual row-column major dram |
US15/713587 | 2017-09-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019029014A true JP2019029014A (ja) | 2019-02-21 |
JP7169799B2 JP7169799B2 (ja) | 2022-11-11 |
Family
ID=65229930
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018137468A Active JP7169799B2 (ja) | 2017-08-02 | 2018-07-23 | メモリ装置及びメモリモジュール |
Country Status (5)
Country | Link |
---|---|
US (1) | US11568920B2 (ja) |
JP (1) | JP7169799B2 (ja) |
KR (1) | KR102536889B1 (ja) |
CN (1) | CN109390015B (ja) |
TW (1) | TWI813567B (ja) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11237828B2 (en) | 2016-04-26 | 2022-02-01 | Onnivation, LLC | Secure matrix space with partitions for concurrent use |
US11740903B2 (en) | 2016-04-26 | 2023-08-29 | Onnivation, LLC | Computing machine using a matrix space and matrix pointer registers for matrix and array processing |
US10600475B2 (en) * | 2016-05-18 | 2020-03-24 | Sitaram Yadavalli | Method and apparatus for storing and accessing matrices and arrays by columns and rows in a processing unit |
US10896717B2 (en) * | 2018-03-09 | 2021-01-19 | Micron Technology, Inc. | Pseudo-non-volatile memory cells |
US11307977B2 (en) * | 2018-09-27 | 2022-04-19 | Intel Corporation | Technologies for direct matrix read and write operations |
CN110600065B (zh) * | 2019-08-16 | 2021-10-08 | 清华大学 | 具有对称特性的存储器单元及其构成的阵列电路 |
CN111028876B (zh) * | 2019-12-12 | 2021-11-12 | 中国科学院微电子研究所 | 实现双方向并行数据读取的非挥发存储阵列 |
US11251186B2 (en) * | 2020-03-23 | 2022-02-15 | Intel Corporation | Compute near memory with backend memory |
US11687465B2 (en) * | 2020-06-24 | 2023-06-27 | Idex Biometrics Asa | Spatial cache |
DE102021202376A1 (de) * | 2021-03-11 | 2022-09-15 | Infineon Technologies Ag | Datenspeichervorrichtung und Verfahren zum Schreiben von Informationen in eine Datenspeichervorrichtung |
CN113012738B (zh) * | 2021-03-31 | 2022-06-21 | 北京大学深圳研究生院 | 一种存储单元、存储器阵列和全数字静态随机存储器 |
TWI835504B (zh) * | 2023-01-04 | 2024-03-11 | 力晶積成電子製造股份有限公司 | 動態隨機存取記憶體元件及其製造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5525860A (en) * | 1978-08-15 | 1980-02-23 | Toshiba Corp | Memory system |
JPS6353796A (ja) * | 1986-08-25 | 1988-03-08 | Canon Inc | メモリ回路 |
JPH01151095A (ja) * | 1987-12-09 | 1989-06-13 | Toshiba Corp | 半導体メモリ |
US7221580B1 (en) * | 2003-08-27 | 2007-05-22 | Analog Devices, Inc. | Memory gain cell |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10283770A (ja) | 1997-04-07 | 1998-10-23 | Oki Electric Ind Co Ltd | 半導体メモリ装置およびその読み出しおよび書き込み方法 |
US6256221B1 (en) | 1998-01-30 | 2001-07-03 | Silicon Aquarius, Inc. | Arrays of two-transistor, one-capacitor dynamic random access memory cells with interdigitated bitlines |
JP3853513B2 (ja) | 1998-04-09 | 2006-12-06 | エルピーダメモリ株式会社 | ダイナミック型ram |
US6055192A (en) * | 1998-09-03 | 2000-04-25 | Enhanced Memory Systems, Inc. | Dynamic random access memory word line boost technique employing a boost-on-writes policy |
JP3344331B2 (ja) | 1998-09-30 | 2002-11-11 | 日本電気株式会社 | 不揮発性半導体記憶装置 |
US6233669B1 (en) | 1998-10-30 | 2001-05-15 | Hewlett-Packard Company | Memory address generator capable of row-major and column-major sweeps |
US6449679B2 (en) * | 1999-02-26 | 2002-09-10 | Micron Technology, Inc. | RAM controller interface device for RAM compatibility (memory translator hub) |
JP2001351378A (ja) | 2000-06-09 | 2001-12-21 | Matsushita Electric Ind Co Ltd | ダイナミック型半導体記憶装置 |
US6519174B2 (en) * | 2001-05-16 | 2003-02-11 | International Business Machines Corporation | Early write DRAM architecture with vertically folded bitlines |
CN100336226C (zh) | 2001-12-14 | 2007-09-05 | 株式会社日立制作所 | 半导体器件 |
US6982897B2 (en) * | 2003-10-07 | 2006-01-03 | International Business Machines Corporation | Nondestructive read, two-switch, single-charge-storage device RAM devices |
US7502273B2 (en) * | 2006-09-27 | 2009-03-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Two-port SRAM with a high speed sensing scheme |
US7881147B2 (en) | 2007-05-31 | 2011-02-01 | Qualcomm Incorporated | Clock and control signal generation for high performance memory devices |
JP5217042B2 (ja) | 2007-07-06 | 2013-06-19 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
US8130576B2 (en) | 2008-06-30 | 2012-03-06 | Intel Corporation | Memory throughput increase via fine granularity of precharge management |
JP2010062193A (ja) | 2008-09-01 | 2010-03-18 | Elpida Memory Inc | 半導体記憶装置 |
US20100080064A1 (en) | 2008-09-30 | 2010-04-01 | Ercole Rosario Di Iorio | Bit line bias for programming a memory device |
US8583692B2 (en) * | 2009-04-30 | 2013-11-12 | Oracle International Corporation | DDL and DML support for hybrid columnar compressed tables |
WO2012053374A1 (en) | 2010-10-20 | 2012-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Method for driving semiconductor device |
JP5658082B2 (ja) | 2011-05-10 | 2015-01-21 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US9257169B2 (en) * | 2012-05-14 | 2016-02-09 | Samsung Electronics Co., Ltd. | Memory device, memory system, and operating methods thereof |
KR102168652B1 (ko) | 2013-12-16 | 2020-10-23 | 삼성전자주식회사 | 감지 증폭기, 그것을 포함하는 반도체 메모리 장치 및 그것의 읽기 방법 |
JP6353796B2 (ja) | 2015-02-27 | 2018-07-04 | 株式会社コスメック | 出力装置および出力システム |
US9589611B2 (en) | 2015-04-01 | 2017-03-07 | Semiconductor Energy Laboratory Co., Ltd. | Memory device, semiconductor device, and electronic device |
KR101736884B1 (ko) | 2016-02-26 | 2017-05-17 | 단국대학교 산학협력단 | 연속인 가로열과 세로열의 데이터를 제공하는 동적 메모리 |
-
2017
- 2017-09-22 US US15/713,587 patent/US11568920B2/en active Active
-
2018
- 2018-04-04 KR KR1020180039204A patent/KR102536889B1/ko active IP Right Grant
- 2018-05-02 TW TW107114827A patent/TWI813567B/zh active
- 2018-06-15 CN CN201810620354.4A patent/CN109390015B/zh active Active
- 2018-07-23 JP JP2018137468A patent/JP7169799B2/ja active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5525860A (en) * | 1978-08-15 | 1980-02-23 | Toshiba Corp | Memory system |
JPS6353796A (ja) * | 1986-08-25 | 1988-03-08 | Canon Inc | メモリ回路 |
JPH01151095A (ja) * | 1987-12-09 | 1989-06-13 | Toshiba Corp | 半導体メモリ |
US7221580B1 (en) * | 2003-08-27 | 2007-05-22 | Analog Devices, Inc. | Memory gain cell |
Also Published As
Publication number | Publication date |
---|---|
KR102536889B1 (ko) | 2023-05-25 |
US20190043553A1 (en) | 2019-02-07 |
US11568920B2 (en) | 2023-01-31 |
JP7169799B2 (ja) | 2022-11-11 |
CN109390015B (zh) | 2024-04-02 |
CN109390015A (zh) | 2019-02-26 |
TWI813567B (zh) | 2023-09-01 |
KR20190014459A (ko) | 2019-02-12 |
TW201911300A (zh) | 2019-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102536889B1 (ko) | 이중의 행-열 주요 dram | |
US10497460B2 (en) | Semiconductor memory devices, methods of operating semiconductor memory devices and memory systems | |
US6233193B1 (en) | Dynamic random access memory system with a static random access memory interface and methods for using the same | |
US8122186B2 (en) | Memory device, memory system and dual port memory device with self-copy function | |
TWI700585B (zh) | 半導體裝置及包含該半導體裝置的記憶體系統 | |
US9601183B1 (en) | Apparatuses and methods for controlling wordlines and sense amplifiers | |
US20160005455A1 (en) | Memory controller and memory device command protocol | |
US9792978B2 (en) | Semiconductor memory device and memory system including the same | |
KR20020050086A (ko) | 클록 동기형 다이나믹 메모리 및 클록 동기형 집적 회로 | |
US10665287B2 (en) | Method of refreshing memory using multiple operating voltages and memory device performing the same | |
US6282606B1 (en) | Dynamic random access memories with hidden refresh and utilizing one-transistor, one-capacitor cells, systems and methods | |
KR102548599B1 (ko) | 버퍼메모리를 포함하는 메모리 장치 및 이를 포함하는 메모리 모듈 | |
JP2006294216A (ja) | 半導体記憶装置 | |
US7345940B2 (en) | Method and circuit configuration for refreshing data in a semiconductor memory | |
US9076504B2 (en) | Semiconductor memory device and refresh method thereof | |
JP2007128610A (ja) | 半導体記憶装置 | |
US7145820B2 (en) | Semiconductor memory device for reducing chip area | |
US6847580B2 (en) | Method of controlling data reading capable of increasing data transfer rate in SDRAM of the posted CAS standard | |
KR20150020477A (ko) | 메모리 장치, 이를 포함하는 메모리 시스템 및 그 동작 방법 | |
US20170365326A1 (en) | Memory device with improved latency and operating method thereof | |
US7274619B2 (en) | Wordline enable circuit in semiconductor memory device and method thereof | |
JP3966506B2 (ja) | 半導体記憶装置 | |
US20240161810A1 (en) | Memory device | |
US20230221871A1 (en) | Memory device and operating method thereof | |
KR100472860B1 (ko) | 디램셀을 사용하는 에스램 호환 듀얼포트램 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210414 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220309 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220315 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220614 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220712 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220929 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20221025 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20221031 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7169799 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |