JP2018185343A - Icチップテスト装置、icチップテスト方法、及びicチップテストシステム - Google Patents
Icチップテスト装置、icチップテスト方法、及びicチップテストシステム Download PDFInfo
- Publication number
- JP2018185343A JP2018185343A JP2018148438A JP2018148438A JP2018185343A JP 2018185343 A JP2018185343 A JP 2018185343A JP 2018148438 A JP2018148438 A JP 2018148438A JP 2018148438 A JP2018148438 A JP 2018148438A JP 2018185343 A JP2018185343 A JP 2018185343A
- Authority
- JP
- Japan
- Prior art keywords
- scan
- shift frequency
- test
- pattern
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2856—Internal circuit aspects, e.g. built-in test features; Test chips; Measuring material aspects, e.g. electro migration [EM]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2896—Testing of IC packages; Test features related to IC packages
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318544—Scanning methods, algorithms and patterns
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318544—Scanning methods, algorithms and patterns
- G01R31/318547—Data generators or compressors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318583—Design for test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318594—Timing aspects
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Environmental & Geological Engineering (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Power Engineering (AREA)
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20140148443 | 2014-10-29 | ||
KR1020160052368A KR20170049357A (ko) | 2014-10-29 | 2016-04-28 | 칩 테스트 시간 최소화 방법 및 그 장치 |
KR10-2016-0052368 | 2016-04-28 | ||
KR1020170053361A KR101848480B1 (ko) | 2016-04-28 | 2017-04-26 | Ic 칩 테스트 장치, ic 칩 테스트 방법, 및 ic 칩 테스트 시스템 |
KR1020170053344A KR20170123260A (ko) | 2016-04-28 | 2017-04-26 | Ic 칩 테스트 장치, ic 칩 테스트 방법, 및 ic 칩 테스트 시스템 |
KR10-2017-0053361 | 2017-04-26 | ||
KR10-2017-0053344 | 2017-04-26 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017172831A Division JP2018010005A (ja) | 2014-10-29 | 2017-09-08 | Icチップテスト装置、icチップテスト方法、及びicチップテストシステム |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018185343A true JP2018185343A (ja) | 2018-11-22 |
JP2018185343A5 JP2018185343A5 (ja) | 2020-06-11 |
Family
ID=56024822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018148438A Pending JP2018185343A (ja) | 2014-10-29 | 2018-08-07 | Icチップテスト装置、icチップテスト方法、及びicチップテストシステム |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2018185343A (zh) |
KR (6) | KR101618822B1 (zh) |
CN (1) | CN109061432B (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112526319A (zh) * | 2020-11-25 | 2021-03-19 | 海光信息技术股份有限公司 | 芯片测试方法、装置、处理器芯片及服务器 |
KR20220050017A (ko) * | 2020-10-15 | 2022-04-22 | (주)큐랩스 | 설계된 회로도에서의 회로 및 부품 검증 시스템 및 방법 |
CN114850080A (zh) * | 2022-04-29 | 2022-08-05 | 上海艾为电子技术股份有限公司 | 一种量产测试方法、系统和存储介质 |
CN116581043A (zh) * | 2023-04-20 | 2023-08-11 | 深圳市晶存科技有限公司 | 芯片分类方法、装置、电子设备及计算机可读存储介质 |
CN116953490A (zh) * | 2023-09-19 | 2023-10-27 | 西安智多晶微电子有限公司 | 一种测量fpga芯片内部电压降的方法、装置和系统 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6209299B1 (ja) * | 2016-04-28 | 2017-10-04 | イノチオ インクInnotio Inc. | Icチップテスト装置、icチップテスト方法、及びicチップテストシステム |
KR20210119422A (ko) | 2019-01-31 | 2021-10-05 | 텍트로닉스 인코포레이티드 | 고속 입력/출력 마진 테스팅을 위한 시스템, 방법 및 디바이스 |
US11940483B2 (en) | 2019-01-31 | 2024-03-26 | Tektronix, Inc. | Systems, methods and devices for high-speed input/output margin testing |
CN113740701B (zh) * | 2020-05-28 | 2024-03-08 | 第一检测有限公司 | 环境控制设备及芯片测试系统 |
TWI809570B (zh) * | 2020-11-24 | 2023-07-21 | 美商泰克特洛尼克斯公司 | 用於高速輸入/輸出裕度測試的系統、方法和裝置 |
CN113075487A (zh) * | 2021-03-31 | 2021-07-06 | 读书郎教育科技有限公司 | 一种工厂控制老化测试时长的方法 |
KR102373560B1 (ko) * | 2021-08-18 | 2022-03-14 | (주)이노티오 | Ic 칩 스캔 테스트를 위한 테스트 데이터의 사용 가능한 쉬프트 주파수를 찾기 위한 검색용 데이터를 생성하는 방법 및 그 장치 |
US20230184821A1 (en) * | 2021-12-09 | 2023-06-15 | Nanya Technology Corporation | Appratus for performing multiple tests on a device under test |
TWI813481B (zh) * | 2022-10-25 | 2023-08-21 | 瑞昱半導體股份有限公司 | 用來測試具有除錯功能之晶片上時脈控制器的測試裝置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006064395A (ja) * | 2004-08-24 | 2006-03-09 | Seiko Epson Corp | クリティカルパステスト方法、集積回路装置、クリティカルパステスト方式及び集積回路装置の製造方法 |
JP4820560B2 (ja) * | 2005-03-07 | 2011-11-24 | 株式会社アドバンテスト | 試験装置、試験方法、電子デバイスの生産方法、試験シミュレータ、及び試験シミュレーション方法 |
US7805648B2 (en) * | 2008-04-07 | 2010-09-28 | Open-Silicon Inc. | Shift-frequency scaling |
KR20100002357A (ko) * | 2008-06-30 | 2010-01-07 | 삼성전자주식회사 | 멀티 번인 테스트 방법 |
CN103018661A (zh) * | 2009-09-01 | 2013-04-03 | 新诺普系统公司 | 扫描测试系统 |
KR101170433B1 (ko) | 2010-09-10 | 2012-08-07 | 주식회사 윈탑 | 번인 보드 테스트 장치 및 방법, 이를 이용한 번인 보드 실장 장치 |
KR20120102876A (ko) | 2011-03-09 | 2012-09-19 | 삼성전자주식회사 | 반도체 장치 및 이를 포함하는 테스트 시스템 |
KR101309079B1 (ko) | 2012-02-29 | 2013-09-17 | 주식회사 유니테스트 | 번인 테스터 |
JP2014001937A (ja) | 2012-06-15 | 2014-01-09 | Renesas Electronics Corp | スキャンテスト方法、プログラムおよびスキャンテスト回路 |
US9395414B2 (en) | 2012-12-28 | 2016-07-19 | Nvidia Corporation | System for reducing peak power during scan shift at the local level for scan based tests |
US9347991B1 (en) * | 2014-11-12 | 2016-05-24 | Texas Instruments Incorporated | Scan throughput enhancement in scan testing of a device-under-test |
JP6491507B2 (ja) * | 2015-03-20 | 2019-03-27 | ルネサスエレクトロニクス株式会社 | 半導体装置、電子装置および半導体装置の自己診断方法 |
-
2014
- 2014-11-17 KR KR1020140159606A patent/KR101618822B1/ko active
- 2014-11-27 KR KR1020140167821A patent/KR101649708B1/ko active IP Right Grant
-
2015
- 2015-10-27 KR KR1020150149729A patent/KR20160052348A/ko unknown
-
2016
- 2016-04-28 KR KR1020160052368A patent/KR20170049357A/ko unknown
- 2016-04-29 KR KR1020160053537A patent/KR20160067815A/ko active Application Filing
-
2018
- 2018-01-09 KR KR1020180002993A patent/KR101923142B1/ko active IP Right Grant
- 2018-03-20 CN CN201810230288.XA patent/CN109061432B/zh active Active
- 2018-08-07 JP JP2018148438A patent/JP2018185343A/ja active Pending
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20220050017A (ko) * | 2020-10-15 | 2022-04-22 | (주)큐랩스 | 설계된 회로도에서의 회로 및 부품 검증 시스템 및 방법 |
KR102486624B1 (ko) | 2020-10-15 | 2023-01-11 | (주)큐랩스 | 설계된 회로도에서의 회로 및 부품 검증 시스템 및 방법 |
CN112526319A (zh) * | 2020-11-25 | 2021-03-19 | 海光信息技术股份有限公司 | 芯片测试方法、装置、处理器芯片及服务器 |
CN114850080A (zh) * | 2022-04-29 | 2022-08-05 | 上海艾为电子技术股份有限公司 | 一种量产测试方法、系统和存储介质 |
CN116581043A (zh) * | 2023-04-20 | 2023-08-11 | 深圳市晶存科技有限公司 | 芯片分类方法、装置、电子设备及计算机可读存储介质 |
CN116581043B (zh) * | 2023-04-20 | 2023-12-12 | 深圳市晶存科技有限公司 | 芯片分类方法、装置、电子设备及计算机可读存储介质 |
CN116953490A (zh) * | 2023-09-19 | 2023-10-27 | 西安智多晶微电子有限公司 | 一种测量fpga芯片内部电压降的方法、装置和系统 |
CN116953490B (zh) * | 2023-09-19 | 2023-12-26 | 西安智多晶微电子有限公司 | 一种测量fpga芯片内部电压降的方法、装置和系统 |
Also Published As
Publication number | Publication date |
---|---|
CN109061432B (zh) | 2020-09-04 |
KR20160051491A (ko) | 2016-05-11 |
KR20170049357A (ko) | 2017-05-10 |
KR20160067815A (ko) | 2016-06-14 |
KR20160052348A (ko) | 2016-05-12 |
KR101649708B1 (ko) | 2016-08-23 |
CN109061432A (zh) | 2018-12-21 |
KR101618822B1 (ko) | 2016-05-18 |
KR101923142B1 (ko) | 2018-11-28 |
KR20180006480A (ko) | 2018-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2018185343A (ja) | Icチップテスト装置、icチップテスト方法、及びicチップテストシステム | |
US9945904B1 (en) | Apparatus, method, and system for testing IC chip | |
JP6209299B1 (ja) | Icチップテスト装置、icチップテスト方法、及びicチップテストシステム | |
US8843797B2 (en) | Signature compression register instability isolation and stable signature mask generation for testing VLSI chips | |
US8159255B2 (en) | Methodologies and tool set for IDDQ verification, debugging and failure diagnosis | |
JP2023532942A (ja) | 構造試験のための集積回路マージン測定 | |
JP2018010005A (ja) | Icチップテスト装置、icチップテスト方法、及びicチップテストシステム | |
US10067186B2 (en) | Method and apparatus for generating featured test pattern | |
JP2008002900A (ja) | 半導体装置のスクリーニング方法と装置並びにプログラム | |
KR101848480B1 (ko) | Ic 칩 테스트 장치, ic 칩 테스트 방법, 및 ic 칩 테스트 시스템 | |
KR102373560B1 (ko) | Ic 칩 스캔 테스트를 위한 테스트 데이터의 사용 가능한 쉬프트 주파수를 찾기 위한 검색용 데이터를 생성하는 방법 및 그 장치 | |
Lee et al. | On complete functional broadside tests for transition faults | |
US6751765B1 (en) | Method and system for determining repeatable yield detractors of integrated circuits | |
TW201625973A (zh) | 用於最小化晶片測試時間之方法及裝置 | |
KR101034661B1 (ko) | 2개의 로딩 메모리를 이용한 메모리 디바이스의 테스트 방법 및 그 장치 | |
KR101618821B1 (ko) | 스캔 테스트 시간 최소화 방법 및 그 장치 | |
JP2004325124A (ja) | 半導体装置 | |
US8589751B2 (en) | Don't-care-bit identification method and don't-care-bit identification program | |
Goh et al. | Evolution of Wafer Level Tester-Based Diagnostic System—More Than Just a Dynamic Electrical Fault Isolation Tool | |
JP2010165819A (ja) | 半導体集積回路の試験装置、試験方法 | |
Pateras | A comparison of structural test approaches | |
JP2011149744A (ja) | 半導体集積回路のテスト方法、半導体集積回路のテストプログラム、及び半導体集積回路のテスト装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200420 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200420 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20200420 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20200630 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200707 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20200914 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20210309 |