JP2017228659A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017228659A5 JP2017228659A5 JP2016123869A JP2016123869A JP2017228659A5 JP 2017228659 A5 JP2017228659 A5 JP 2017228659A5 JP 2016123869 A JP2016123869 A JP 2016123869A JP 2016123869 A JP2016123869 A JP 2016123869A JP 2017228659 A5 JP2017228659 A5 JP 2017228659A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- expansion coefficient
- connection terminals
- linear expansion
- expansion member
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims description 15
- 239000002184 metal Substances 0.000 claims description 6
- 230000015572 biosynthetic process Effects 0.000 claims description 5
- 229910000679 solder Inorganic materials 0.000 claims description 2
- 230000037431 insertion Effects 0.000 claims 2
- 238000003780 insertion Methods 0.000 claims 2
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016123869A JP6702019B2 (ja) | 2016-06-22 | 2016-06-22 | 半導体装置 |
| US15/623,943 US10211135B2 (en) | 2016-06-22 | 2017-06-15 | Semiconductor device |
| EP17177033.2A EP3261416A1 (en) | 2016-06-22 | 2017-06-21 | Semiconductor device |
| CN201710474001.3A CN107527872A (zh) | 2016-06-22 | 2017-06-21 | 半导体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016123869A JP6702019B2 (ja) | 2016-06-22 | 2016-06-22 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017228659A JP2017228659A (ja) | 2017-12-28 |
| JP2017228659A5 true JP2017228659A5 (enExample) | 2019-02-28 |
| JP6702019B2 JP6702019B2 (ja) | 2020-05-27 |
Family
ID=59101324
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016123869A Expired - Fee Related JP6702019B2 (ja) | 2016-06-22 | 2016-06-22 | 半導体装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10211135B2 (enExample) |
| EP (1) | EP3261416A1 (enExample) |
| JP (1) | JP6702019B2 (enExample) |
| CN (1) | CN107527872A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108925039B (zh) * | 2018-06-25 | 2020-05-12 | 维沃移动通信有限公司 | 移动终端、电路板组件及电路板组件的制备方法 |
| US11631635B2 (en) * | 2020-01-09 | 2023-04-18 | International Business Machines Corporation | Flex prevention mechanical structure such as a ring for large integrated circuit modules and packages and methods of manufacture using same |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5678356U (enExample) * | 1979-11-12 | 1981-06-25 | ||
| US5852326A (en) * | 1990-09-24 | 1998-12-22 | Tessera, Inc. | Face-up semiconductor chip assembly |
| JPH0897319A (ja) | 1994-09-29 | 1996-04-12 | Toshiba Corp | 電子部品用パッケージ |
| JP2000022034A (ja) | 1998-07-01 | 2000-01-21 | Hitachi Ltd | 電子回路装置の接続構造 |
| US6734540B2 (en) | 2000-10-11 | 2004-05-11 | Altera Corporation | Semiconductor package with stress inhibiting intermediate mounting substrate |
| JP3860000B2 (ja) * | 2001-09-07 | 2006-12-20 | Necエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| US6852926B2 (en) * | 2002-03-26 | 2005-02-08 | Intel Corporation | Packaging microelectromechanical structures |
| JP4058642B2 (ja) | 2004-08-23 | 2008-03-12 | セイコーエプソン株式会社 | 半導体装置 |
| JP2008210827A (ja) * | 2007-02-23 | 2008-09-11 | Nec Electronics Corp | 半導体装置および配線基板、ならびにそれらの製造方法 |
| JP2008311584A (ja) * | 2007-06-18 | 2008-12-25 | Elpida Memory Inc | 半導体パッケージの実装構造 |
| DE102009009586A1 (de) * | 2009-02-19 | 2010-08-26 | Emitec Gesellschaft Für Emissionstechnologie Mbh | Thermoelektrische Vorrichtung |
| JP2012199314A (ja) * | 2011-03-18 | 2012-10-18 | Seiko Epson Corp | 半導体装置、印刷装置、及び製造方法 |
| JP6122284B2 (ja) * | 2012-11-29 | 2017-04-26 | 京セラ株式会社 | 電子素子収納用パッケージおよび電子装置 |
| US9837369B2 (en) * | 2013-09-27 | 2017-12-05 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
-
2016
- 2016-06-22 JP JP2016123869A patent/JP6702019B2/ja not_active Expired - Fee Related
-
2017
- 2017-06-15 US US15/623,943 patent/US10211135B2/en not_active Expired - Fee Related
- 2017-06-21 CN CN201710474001.3A patent/CN107527872A/zh active Pending
- 2017-06-21 EP EP17177033.2A patent/EP3261416A1/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2014512694A5 (enExample) | ||
| JP2013546192A5 (enExample) | ||
| JP2015516693A5 (enExample) | ||
| MY171050A (en) | Semiconductor component and method of manufacture | |
| JP2014082276A5 (enExample) | ||
| JP2014150102A5 (enExample) | ||
| GB2532869A (en) | Semiconductor die and package jigsaw submount | |
| JP2015528637A5 (enExample) | ||
| JP2016152400A5 (enExample) | ||
| JP6124953B2 (ja) | 二厚ダブルエンド雄型ブレード端子及びその製造方法 | |
| JP2017228659A5 (enExample) | ||
| JP2014090170A5 (enExample) | ||
| CN103048490A (zh) | 接触端子的支承体及探针卡 | |
| JP2015012170A5 (ja) | 積層型半導体装置、プリント回路板、電子機器及び積層型半導体装置の製造方法 | |
| JP2017028155A5 (enExample) | ||
| JP6380244B2 (ja) | 半導体装置、電力変換装置 | |
| JP2011243457A5 (enExample) | ||
| JP6704066B2 (ja) | 分離回路の部品の集積接続の実現方法及び回路 | |
| TW201444189A (zh) | 電連接器 | |
| JP2015053786A (ja) | 回路構成体及びインレイ | |
| TWI581512B (zh) | 電連接器及電子裝置 | |
| TWI489922B (zh) | Multilayer circuit boards | |
| JP2016076321A5 (enExample) | ||
| JP2010287356A (ja) | コネクタ | |
| TWI545843B (zh) | 電連接器 |