JP2016526301A5 - - Google Patents

Download PDF

Info

Publication number
JP2016526301A5
JP2016526301A5 JP2016516800A JP2016516800A JP2016526301A5 JP 2016526301 A5 JP2016526301 A5 JP 2016526301A5 JP 2016516800 A JP2016516800 A JP 2016516800A JP 2016516800 A JP2016516800 A JP 2016516800A JP 2016526301 A5 JP2016526301 A5 JP 2016526301A5
Authority
JP
Japan
Prior art keywords
lod
protected
circuit
transistor
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016516800A
Other languages
English (en)
Japanese (ja)
Other versions
JP6312818B2 (ja
JP2016526301A (ja
Filing date
Publication date
Priority claimed from US13/905,052 external-priority patent/US9093995B2/en
Application filed filed Critical
Publication of JP2016526301A publication Critical patent/JP2016526301A/ja
Publication of JP2016526301A5 publication Critical patent/JP2016526301A5/ja
Application granted granted Critical
Publication of JP6312818B2 publication Critical patent/JP6312818B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016516800A 2013-05-29 2014-05-28 拡散長保護された回路および設計方法 Active JP6312818B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/905,052 2013-05-29
US13/905,052 US9093995B2 (en) 2013-05-29 2013-05-29 Length-of-diffusion protected circuit and method of design
PCT/US2014/039867 WO2014194007A2 (en) 2013-05-29 2014-05-28 Length-of-diffusion protected circuit and method of design

Publications (3)

Publication Number Publication Date
JP2016526301A JP2016526301A (ja) 2016-09-01
JP2016526301A5 true JP2016526301A5 (enExample) 2017-06-22
JP6312818B2 JP6312818B2 (ja) 2018-04-18

Family

ID=51022461

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016516800A Active JP6312818B2 (ja) 2013-05-29 2014-05-28 拡散長保護された回路および設計方法

Country Status (7)

Country Link
US (1) US9093995B2 (enExample)
EP (1) EP3005183B1 (enExample)
JP (1) JP6312818B2 (enExample)
KR (1) KR20160013161A (enExample)
CN (1) CN105264531B (enExample)
BR (1) BR112015029871A2 (enExample)
WO (1) WO2014194007A2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10282503B2 (en) * 2016-06-25 2019-05-07 Qualcomm Incorporated Mitigating length-of-diffusion effect for logic cells and placement thereof
CN113204935B (zh) * 2021-05-08 2023-03-24 山东英信计算机技术有限公司 一种电源模块化设计方法及装置

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001285028A (ja) * 2000-03-29 2001-10-12 Fujitsu General Ltd 同期終端回路
WO2004038917A1 (ja) * 2002-10-25 2004-05-06 Renesas Technology Corp. 半導体集積回路
JP2006121443A (ja) * 2004-10-21 2006-05-11 Matsushita Electric Ind Co Ltd パルス生成装置
JP2006339948A (ja) * 2005-06-01 2006-12-14 Renesas Technology Corp パルスラッチ回路及び半導体集積回路
US7920403B2 (en) * 2005-07-27 2011-04-05 Taiwan Semiconductor Manufacturing Co., Ltd. ROM cell array structure
US7484198B2 (en) 2006-02-27 2009-01-27 Synopsys, Inc. Managing integrated circuit stress using dummy diffusion regions
US7475381B2 (en) * 2006-03-30 2009-01-06 Intel Corporation Shallow trench avoidance in integrated circuits
JP2008118004A (ja) * 2006-11-07 2008-05-22 Nec Electronics Corp 半導体集積回路
US7958465B2 (en) 2008-05-08 2011-06-07 Taiwan Semiconductor Manufacturing Company, Ltd. Dummy pattern design for reducing device performance drift
US8232824B2 (en) 2009-04-08 2012-07-31 Taiwan Semiconductor Manufacturing Company, Ltd. Clock circuit and method for pulsed latch circuits
WO2011043284A1 (ja) * 2009-10-06 2011-04-14 株式会社日立製作所 半導体集積回路装置
US8610236B2 (en) 2010-08-06 2013-12-17 Taiwan Semiconductor Manufacturing Co., Ltd. Edge devices layout for improved performance
WO2012120599A1 (ja) * 2011-03-04 2012-09-13 ルネサスエレクトロニクス株式会社 半導体装置
EP2509027B1 (en) * 2011-04-04 2019-02-06 Nxp B.V. Method for handling collision in an identification system
US20120256273A1 (en) 2011-04-08 2012-10-11 Yu-Ho Chiang Method of unifying device performance within die

Similar Documents

Publication Publication Date Title
SG10201400703PA (en) Densely packed standard cells for integrated circuit products, and methods of making same
JP2016516301A5 (enExample)
JP2015195378A5 (enExample)
MY182653A (en) Self-aligned gate edge and local interconnect and method to fabricate same
JP2012256859A5 (enExample)
GB2571652A (en) Vertical transistors with merged active area regions
WO2016069638A3 (en) User-plane security for next generation cellular networks
GB2529955A (en) CMOS-compatible polycide fuse structure and method of fabricating same
TW201614838A (en) Semiconductor device and methods for forming the same
MY186080A (en) Non-planar i/o and logic semiconductor devices having different workfunction on common substrate
JP2015035803A5 (enExample)
TW201612533A (en) Test cell structure of display panel and related display panel
WO2017119978A3 (en) Epitaxial graphene quantum dots for high-performance terahertz bolometers
JP2015188071A5 (enExample)
WO2014150614A3 (en) Hybrid voltage controlled oscillator
SG11201806226WA (en) Field effect transistor, method for manufacturing same, display element, display device, and system
WO2015017513A3 (en) Integrated circuit with matching threshold voltages and method for making same
JP2014241588A5 (enExample)
JP2016531275A5 (enExample)
IT202000001585A1 (it) Chiave elettronica perfezionata.
Xu Hahn, Jacobi, and Krawtchouk polynomials of several variables
JP2016526301A5 (enExample)
JP2012109958A5 (ja) 受信回路
JP2012257208A5 (enExample)
PL3470853T3 (pl) Urządzenie do pomiaru prądu, sposób wytwarzania, moduł zabezpieczający i wyłącznik różnicowoprądowy wykorzystujący takie urządzenie do pomiaru prądu