JP2014146407A5 - - Google Patents

Download PDF

Info

Publication number
JP2014146407A5
JP2014146407A5 JP2014011512A JP2014011512A JP2014146407A5 JP 2014146407 A5 JP2014146407 A5 JP 2014146407A5 JP 2014011512 A JP2014011512 A JP 2014011512A JP 2014011512 A JP2014011512 A JP 2014011512A JP 2014146407 A5 JP2014146407 A5 JP 2014146407A5
Authority
JP
Japan
Prior art keywords
voltage
coupling
memory cell
coupled
split gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014011512A
Other languages
English (en)
Japanese (ja)
Other versions
JP6233971B2 (ja
JP2014146407A (ja
Filing date
Publication date
Priority claimed from US13/751,548 external-priority patent/US8885403B2/en
Application filed filed Critical
Publication of JP2014146407A publication Critical patent/JP2014146407A/ja
Publication of JP2014146407A5 publication Critical patent/JP2014146407A5/ja
Application granted granted Critical
Publication of JP6233971B2 publication Critical patent/JP6233971B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014011512A 2013-01-28 2014-01-24 スプリット・ゲート・ビット・セルのプログラミング Active JP6233971B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/751,548 US8885403B2 (en) 2013-01-28 2013-01-28 Programming a split gate bit cell
US13/751,548 2013-01-28

Publications (3)

Publication Number Publication Date
JP2014146407A JP2014146407A (ja) 2014-08-14
JP2014146407A5 true JP2014146407A5 (enExample) 2017-02-23
JP6233971B2 JP6233971B2 (ja) 2017-11-22

Family

ID=51222804

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014011512A Active JP6233971B2 (ja) 2013-01-28 2014-01-24 スプリット・ゲート・ビット・セルのプログラミング

Country Status (3)

Country Link
US (1) US8885403B2 (enExample)
JP (1) JP6233971B2 (enExample)
CN (1) CN103971736B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018049674A (ja) * 2016-09-21 2018-03-29 ルネサスエレクトロニクス株式会社 半導体装置
US10147734B1 (en) * 2017-08-30 2018-12-04 Cypress Semiconductor Corporation Memory gate driver technology for flash memory cells

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6091634A (en) * 1997-04-11 2000-07-18 Programmable Silicon Solutions Compact nonvolatile memory using substrate hot carrier injection
JP2003046002A (ja) * 2001-07-26 2003-02-14 Sony Corp 不揮発性半導体メモリ装置およびその動作方法
JP4647175B2 (ja) * 2002-04-18 2011-03-09 ルネサスエレクトロニクス株式会社 半導体集積回路装置
JP2004319034A (ja) * 2003-04-18 2004-11-11 Renesas Technology Corp データプロセッサ
US7236398B1 (en) * 2005-08-31 2007-06-26 Altera Corporation Structure of a split-gate memory cell
JP5300773B2 (ja) * 2010-03-29 2013-09-25 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置
US8643123B2 (en) 2011-04-13 2014-02-04 Freescale Semiconductor, Inc. Method of making a semiconductor structure useful in making a split gate non-volatile memory cell

Similar Documents

Publication Publication Date Title
JP2012221522A5 (enExample)
US9275748B2 (en) Low leakage, low threshold voltage, split-gate flash cell operation
US20150287467A1 (en) Non-volatile memory apparatus and erasing method thereof
JP2013168209A5 (enExample)
JP2011109084A5 (ja) 半導体装置、中央演算処理装置
JP2013008435A5 (enExample)
WO2017111798A8 (en) High retention time memory element with dual gate devices
WO2014165461A4 (en) Select gate materials having different work functions in 3d nand non-volatile memory
WO2016077383A3 (en) Virtual ground non-volatile memory array
WO2014137652A3 (en) Vertical bit line tft decoder for high voltage operation
JP2013149984A5 (enExample)
TW201614657A (en) Semiconductor device
JP2014022032A5 (enExample)
JP2017195395A5 (enExample)
TW201614669A (en) Error processing method, memory storage device and memory controlling circuit unit
JP2012252765A5 (ja) 半導体装置
US9224470B1 (en) Memory circuit and method of programming memory circuit
JP2012142066A5 (enExample)
JP2013519182A5 (enExample)
JP2016054475A5 (enExample)
JP2014142988A5 (enExample)
JP2016033842A5 (enExample)
JP2016105343A5 (enExample)
JP2012238372A5 (enExample)
US9875801B2 (en) Methods and apparatuses including an asymmetric assist device