JP6233971B2 - スプリット・ゲート・ビット・セルのプログラミング - Google Patents

スプリット・ゲート・ビット・セルのプログラミング Download PDF

Info

Publication number
JP6233971B2
JP6233971B2 JP2014011512A JP2014011512A JP6233971B2 JP 6233971 B2 JP6233971 B2 JP 6233971B2 JP 2014011512 A JP2014011512 A JP 2014011512A JP 2014011512 A JP2014011512 A JP 2014011512A JP 6233971 B2 JP6233971 B2 JP 6233971B2
Authority
JP
Japan
Prior art keywords
voltage
memory cell
coupled
gate
coupling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014011512A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014146407A5 (enExample
JP2014146407A (ja
Inventor
エム．ホン チョン
エム．ホン チョン
ジェイ．シズデク ロナルド
ジェイ．シズデク ロナルド
エイ．ウィンステッド ブライアン
エイ．ウィンステッド ブライアン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2014146407A publication Critical patent/JP2014146407A/ja
Publication of JP2014146407A5 publication Critical patent/JP2014146407A5/ja
Application granted granted Critical
Publication of JP6233971B2 publication Critical patent/JP6233971B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/12—Programming voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • Non-Volatile Memory (AREA)
JP2014011512A 2013-01-28 2014-01-24 スプリット・ゲート・ビット・セルのプログラミング Active JP6233971B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/751,548 US8885403B2 (en) 2013-01-28 2013-01-28 Programming a split gate bit cell
US13/751,548 2013-01-28

Publications (3)

Publication Number Publication Date
JP2014146407A JP2014146407A (ja) 2014-08-14
JP2014146407A5 JP2014146407A5 (enExample) 2017-02-23
JP6233971B2 true JP6233971B2 (ja) 2017-11-22

Family

ID=51222804

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014011512A Active JP6233971B2 (ja) 2013-01-28 2014-01-24 スプリット・ゲート・ビット・セルのプログラミング

Country Status (3)

Country Link
US (1) US8885403B2 (enExample)
JP (1) JP6233971B2 (enExample)
CN (1) CN103971736B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018049674A (ja) * 2016-09-21 2018-03-29 ルネサスエレクトロニクス株式会社 半導体装置
US10147734B1 (en) * 2017-08-30 2018-12-04 Cypress Semiconductor Corporation Memory gate driver technology for flash memory cells

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6091634A (en) * 1997-04-11 2000-07-18 Programmable Silicon Solutions Compact nonvolatile memory using substrate hot carrier injection
JP2003046002A (ja) * 2001-07-26 2003-02-14 Sony Corp 不揮発性半導体メモリ装置およびその動作方法
JP4647175B2 (ja) * 2002-04-18 2011-03-09 ルネサスエレクトロニクス株式会社 半導体集積回路装置
JP2004319034A (ja) * 2003-04-18 2004-11-11 Renesas Technology Corp データプロセッサ
US7236398B1 (en) * 2005-08-31 2007-06-26 Altera Corporation Structure of a split-gate memory cell
JP5300773B2 (ja) * 2010-03-29 2013-09-25 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置
US8643123B2 (en) 2011-04-13 2014-02-04 Freescale Semiconductor, Inc. Method of making a semiconductor structure useful in making a split gate non-volatile memory cell

Also Published As

Publication number Publication date
CN103971736A (zh) 2014-08-06
US8885403B2 (en) 2014-11-11
US20140211559A1 (en) 2014-07-31
CN103971736B (zh) 2019-10-18
JP2014146407A (ja) 2014-08-14

Similar Documents

Publication Publication Date Title
TWI518693B (zh) 非揮發性記憶體裝置、其操作方法以及包含該些標的之記憶體系統
US8913433B2 (en) Nonvolatile memory devices, read methods thereof and memory systems including the nonvolatile memory devices
US9030882B2 (en) Apparatuses and methods including memory array data line selection
KR102223663B1 (ko) 메모리 동작들에서 바디 전위를 제어하기 위한 장치들 및 방법들
TWI331757B (en) Self-boosting method for flash memory cells
US8040733B2 (en) Non-volatile memory device and method of operating the same
US9818484B2 (en) Systems, methods, and apparatus for memory cells with common source lines
US20160027520A1 (en) Semiconductor memory device including three-dimensional memory cell array structure and operating method thereof
US10770149B2 (en) Non-volatile memory device
JP2008192254A (ja) 不揮発性半導体記憶装置
US10510771B2 (en) Three-dimensional memory devices having plurality of vertical channel structures
JP5853853B2 (ja) 半導体記憶装置及びその駆動方法
TWI571880B (zh) 非揮發性快閃記憶體的有效編程方法
KR20080069865A (ko) 비휘발성 메모리 소자 및 그 동작 방법
US20140043896A1 (en) Method of preventing program-disturbances for a non-volatile semiconductor memory device
JP6233971B2 (ja) スプリット・ゲート・ビット・セルのプログラミング
JP5410665B2 (ja) Ｎａｎｄメモリーアレイおよびｎａｎｄフラッシュアレイ
JP5483826B2 (ja) 不揮発性半導体記憶装置及びその書き込み方法
TWI856347B (zh) 具有記憶體單元串及獨立讀寫控制閘之記憶體裝置
JP4856488B2 (ja) 半導体装置
JP5045696B2 (ja) 半導体記憶装置及びその書き込み方法
TWI489593B (zh) 反及閘快閃記憶體之熱載子程式化
KR20140086566A (ko) 비휘발성 메모리 장치
JP2009157975A (ja) 半導体装置およびその制御方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170118

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170118

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170926

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20171023

R150 Certificate of patent or registration of utility model

Ref document number: 6233971

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250