CN103971736B - 编程分栅位单元 - Google Patents

编程分栅位单元 Download PDF

Info

Publication number
CN103971736B
CN103971736B CN201410033765.5A CN201410033765A CN103971736B CN 103971736 B CN103971736 B CN 103971736B CN 201410033765 A CN201410033765 A CN 201410033765A CN 103971736 B CN103971736 B CN 103971736B
Authority
CN
China
Prior art keywords
coupled
voltage
selection
storage unit
grid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410033765.5A
Other languages
English (en)
Chinese (zh)
Other versions
CN103971736A (zh
Inventor
C·M·洪
R·J·西兹代克
B·A·温斯蒂亚德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of CN103971736A publication Critical patent/CN103971736A/zh
Application granted granted Critical
Publication of CN103971736B publication Critical patent/CN103971736B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/12Programming voltage switching circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • Non-Volatile Memory (AREA)
CN201410033765.5A 2013-01-28 2014-01-24 编程分栅位单元 Active CN103971736B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/751,548 US8885403B2 (en) 2013-01-28 2013-01-28 Programming a split gate bit cell
US13/751,548 2013-01-28

Publications (2)

Publication Number Publication Date
CN103971736A CN103971736A (zh) 2014-08-06
CN103971736B true CN103971736B (zh) 2019-10-18

Family

ID=51222804

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410033765.5A Active CN103971736B (zh) 2013-01-28 2014-01-24 编程分栅位单元

Country Status (3)

Country Link
US (1) US8885403B2 (enExample)
JP (1) JP6233971B2 (enExample)
CN (1) CN103971736B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018049674A (ja) * 2016-09-21 2018-03-29 ルネサスエレクトロニクス株式会社 半導体装置
US10147734B1 (en) * 2017-08-30 2018-12-04 Cypress Semiconductor Corporation Memory gate driver technology for flash memory cells

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6091634A (en) * 1997-04-11 2000-07-18 Programmable Silicon Solutions Compact nonvolatile memory using substrate hot carrier injection
CN1542853A (zh) * 2003-04-18 2004-11-03 ��ʽ���������Ƽ� 数据处理器
US7236398B1 (en) * 2005-08-31 2007-06-26 Altera Corporation Structure of a split-gate memory cell

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003046002A (ja) * 2001-07-26 2003-02-14 Sony Corp 不揮発性半導体メモリ装置およびその動作方法
JP4647175B2 (ja) * 2002-04-18 2011-03-09 ルネサスエレクトロニクス株式会社 半導体集積回路装置
JP5300773B2 (ja) * 2010-03-29 2013-09-25 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置
US8643123B2 (en) 2011-04-13 2014-02-04 Freescale Semiconductor, Inc. Method of making a semiconductor structure useful in making a split gate non-volatile memory cell

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6091634A (en) * 1997-04-11 2000-07-18 Programmable Silicon Solutions Compact nonvolatile memory using substrate hot carrier injection
CN1542853A (zh) * 2003-04-18 2004-11-03 ��ʽ���������Ƽ� 数据处理器
US7236398B1 (en) * 2005-08-31 2007-06-26 Altera Corporation Structure of a split-gate memory cell

Also Published As

Publication number Publication date
CN103971736A (zh) 2014-08-06
US8885403B2 (en) 2014-11-11
US20140211559A1 (en) 2014-07-31
JP6233971B2 (ja) 2017-11-22
JP2014146407A (ja) 2014-08-14

Similar Documents

Publication Publication Date Title
EP3486911B1 (en) Programming waveform with improved robustness against dummy wl disturbance for 3d nand flash
KR100502412B1 (ko) 불 휘발성 반도체 메모리 장치 및 그것의 프로그램 방법
KR101721005B1 (ko) 불휘발성 반도체 메모리 장치의 프로그램 방법
KR101384316B1 (ko) 반도체 기억장치
US9412460B2 (en) Plural operation of memory device
US7428165B2 (en) Self-boosting method with suppression of high lateral electric fields
US8520438B2 (en) Program method of nonvolatile memory device
CN101573764A (zh) 双晶体管nor式非挥发性内存单元数组与双晶体管nor式非挥发性内存的数据处理方法
CN109119115A (zh) 存储器件
US7511995B2 (en) Self-boosting system with suppression of high lateral electric fields
JP5853853B2 (ja) 半導体記憶装置及びその駆動方法
US9424936B1 (en) Current leakage reduction in 3D NAND memory
KR101582304B1 (ko) 반도체 기억장치 및 플래시 메모리의 프로그래밍 방법
TW201513118A (zh) 非揮發性半導體記憶裝置
KR20080094232A (ko) 비휘발성 메모리 소자 및 그 동작 방법
CN103971736B (zh) 编程分栅位单元
US6067254A (en) Method to avoid program disturb and allow shrinking the cell size in split gate flash memory
US20060098492A1 (en) Erase-verifying method of NAND type flash memory device and NAND type flash memory device thereof
KR20100013950A (ko) 플래시 메모리 장치 및 이의 프로그램 방법
US7848146B2 (en) Partial local self-boosting of a memory cell channel
KR101034917B1 (ko) 불휘발성 메모리 장치의 동작 방법
CN105097037A (zh) 一种存储装置及存储阵列的读取方法
KR20140086566A (ko) 비휘발성 메모리 장치
JPH02247895A (ja) 半導体記憶装置の書込みおよび消去方法
KR20080088170A (ko) 반도체 플래시 메모리 장치 및 그 구동방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Texas in the United States

Applicant after: NXP America Co Ltd

Address before: Texas in the United States

Applicant before: Fisical Semiconductor Inc.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant