JP2014017029A5 - - Google Patents

Download PDF

Info

Publication number
JP2014017029A5
JP2014017029A5 JP2012152502A JP2012152502A JP2014017029A5 JP 2014017029 A5 JP2014017029 A5 JP 2014017029A5 JP 2012152502 A JP2012152502 A JP 2012152502A JP 2012152502 A JP2012152502 A JP 2012152502A JP 2014017029 A5 JP2014017029 A5 JP 2014017029A5
Authority
JP
Japan
Prior art keywords
memory cells
rows
memory
circuit
bias voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012152502A
Other languages
English (en)
Japanese (ja)
Other versions
JP5878837B2 (ja
JP2014017029A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2012152502A priority Critical patent/JP5878837B2/ja
Priority claimed from JP2012152502A external-priority patent/JP5878837B2/ja
Priority to US13/935,815 priority patent/US9171595B2/en
Publication of JP2014017029A publication Critical patent/JP2014017029A/ja
Publication of JP2014017029A5 publication Critical patent/JP2014017029A5/ja
Priority to US14/877,091 priority patent/US20160027502A1/en
Application granted granted Critical
Publication of JP5878837B2 publication Critical patent/JP5878837B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2012152502A 2012-07-06 2012-07-06 半導体装置 Active JP5878837B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2012152502A JP5878837B2 (ja) 2012-07-06 2012-07-06 半導体装置
US13/935,815 US9171595B2 (en) 2012-07-06 2013-07-05 Semiconductor device including negative bias voltage generation circuit
US14/877,091 US20160027502A1 (en) 2012-07-06 2015-10-07 Semiconductor device including negative bias voltage generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012152502A JP5878837B2 (ja) 2012-07-06 2012-07-06 半導体装置

Publications (3)

Publication Number Publication Date
JP2014017029A JP2014017029A (ja) 2014-01-30
JP2014017029A5 true JP2014017029A5 (https=) 2015-04-02
JP5878837B2 JP5878837B2 (ja) 2016-03-08

Family

ID=49878422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012152502A Active JP5878837B2 (ja) 2012-07-06 2012-07-06 半導体装置

Country Status (2)

Country Link
US (2) US9171595B2 (https=)
JP (1) JP5878837B2 (https=)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5777991B2 (ja) * 2011-09-22 2015-09-16 ルネサスエレクトロニクス株式会社 半導体装置
US10131042B2 (en) 2013-10-21 2018-11-20 Milwaukee Electric Tool Corporation Adapter for power tool devices
US10650882B2 (en) * 2014-10-15 2020-05-12 Taiwan Semiconductor Manufacturing Company, Ltd. Static random access memory with a supplementary driver circuit and method of controlling the same
US10236055B1 (en) * 2014-12-12 2019-03-19 Altera Corporation Memory element write-assist circuitry with dummy bit lines
US10032509B2 (en) * 2015-03-30 2018-07-24 Toshiba Memory Corporation Semiconductor memory device including variable resistance element
DE102019115978B4 (de) 2018-06-15 2022-03-31 Taiwan Semiconductor Manufacturing Co., Ltd. Aktivierung mehrerer wortleitungen
US10892008B2 (en) * 2018-06-15 2021-01-12 Taiwan Semiconductor Manufacturing Company, Ltd. Multi word line assertion
WO2020234630A1 (fr) * 2019-05-22 2020-11-26 Garmin Switzerland Procede d'optimisation de la conduction electrique a travers une interface metal/oxyde natif/metal
JP7234172B2 (ja) 2020-03-05 2023-03-07 株式会社東芝 半導体記憶装置
US12414311B2 (en) 2020-04-28 2025-09-09 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit with feol resistor
TWI809384B (zh) * 2020-04-28 2023-07-21 台灣積體電路製造股份有限公司 積體電路結構及其形成方法
JPWO2024029067A1 (https=) * 2022-08-05 2024-02-08
JP2024070974A (ja) * 2022-11-14 2024-05-24 ローム株式会社 半導体装置
CN220381786U (zh) * 2023-07-07 2024-01-23 台湾积体电路制造股份有限公司 记忆体装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4936749B2 (ja) * 2006-03-13 2012-05-23 株式会社東芝 半導体記憶装置
US20070247885A1 (en) * 2006-04-25 2007-10-25 Renesas Technology Corp. Content addressable memory
US7379354B2 (en) * 2006-05-16 2008-05-27 Texas Instruments Incorporated Methods and apparatus to provide voltage control for SRAM write assist circuits
JP5256512B2 (ja) * 2008-06-06 2013-08-07 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP4802257B2 (ja) 2009-03-16 2011-10-26 株式会社東芝 半導体記憶装置
JP5264611B2 (ja) * 2009-04-28 2013-08-14 パナソニック株式会社 半導体記憶装置
US8300489B2 (en) * 2010-01-12 2012-10-30 International Business Machines Corporation Charge pump system and method utilizing adjustable output charge and compilation system and method for use by the charge pump
JP2012069214A (ja) * 2010-09-24 2012-04-05 Toshiba Corp ビット線負電位回路および半導体記憶装置
JP5777991B2 (ja) * 2011-09-22 2015-09-16 ルネサスエレクトロニクス株式会社 半導体装置

Similar Documents

Publication Publication Date Title
JP2014017029A5 (https=)
JP2015228492A5 (ja) 記憶装置
WO2014167292A3 (en) Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading
WO2009089612A8 (en) Nonvolatile semiconductor memory device
JP2010009674A5 (https=)
CN102122525B (zh) 一种阻变存储单元读出放大电路
JP2012252765A5 (ja) 半導体装置
TW201129985A (en) Non-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell
ATE515034T1 (de) Gleichrichtelement für eine speicherarrayarchitektur auf crosspoint-basis
JP2013243657A5 (https=)
JP2006528403A5 (https=)
TW200739587A (en) Nonvolatile semiconductor memory device
JP2007272938A5 (https=)
WO2012024079A3 (en) Variable resistance memory array architecture
JP2012119048A5 (https=)
JP2011035209A5 (https=)
JP2011181908A5 (https=)
WO2009154833A3 (en) Random access memory with cmos-compatible nonvolatile storage element and parallel storage capacitor
WO2012088137A3 (en) Memory array having local source lines
JP2012142562A5 (ja) 半導体装置
JP2017054570A5 (https=)
EP3761236A3 (en) Elements for in-memory compute
JP2009545834A5 (https=)
JP2013211001A5 (https=)
JP2017011982A5 (ja) 集積回路及び回路特性設定方法