JP2013257911A5 - プロセッサ - Google Patents
プロセッサ Download PDFInfo
- Publication number
- JP2013257911A5 JP2013257911A5 JP2013204470A JP2013204470A JP2013257911A5 JP 2013257911 A5 JP2013257911 A5 JP 2013257911A5 JP 2013204470 A JP2013204470 A JP 2013204470A JP 2013204470 A JP2013204470 A JP 2013204470A JP 2013257911 A5 JP2013257911 A5 JP 2013257911A5
- Authority
- JP
- Japan
- Prior art keywords
- asid
- address
- processor
- tlb
- address space
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Claims (1)
- プロセッサであって、
変換処理バッファ(TLB)と、
アドレス空間識別子(ASID)レジスタであって、第1のアドレス空間に関連する第1のASID値を記憶するASIDレジスタと
を有し、前記TLBは第1の仮想アドレスと第1の物理アドレスと前記第1のASID値とを含む第1のエントリを記憶し、かつ前記TLBは第2の仮想アドレスと第2の物理アドレスと第2のアドレス空間に関連する第2のASID値とを含む第2のエントリを記憶し、
前記プロセッサは、前記第1のアドレス空間から前記第2のアドレス空間へのコンテクスト切り替えの際に、前記TLBの前記第1のエントリをフラッシュせずに、前記ASIDレジスタに前記第2のASID値を記憶する、プロセッサ。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/903,704 | 2004-07-30 | ||
US10/903,704 US7562179B2 (en) | 2004-07-30 | 2004-07-30 | Maintaining processor resources during architectural events |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010179219A Division JP2011023017A (ja) | 2004-07-30 | 2010-08-10 | アーキテクチャイベントの間のプロセッサリソースの保持 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015020410A Division JP2015084260A (ja) | 2004-07-30 | 2015-02-04 | プロセッサ及びシステム |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013257911A JP2013257911A (ja) | 2013-12-26 |
JP2013257911A5 true JP2013257911A5 (ja) | 2014-04-17 |
Family
ID=35207593
Family Applications (10)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007523610A Pending JP2008508598A (ja) | 2004-07-30 | 2005-07-14 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2010179219A Pending JP2011023017A (ja) | 2004-07-30 | 2010-08-10 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2010179220A Active JP5214676B2 (ja) | 2004-07-30 | 2010-08-10 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2011106137A Expired - Fee Related JP5378450B2 (ja) | 2004-07-30 | 2011-05-11 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2011106136A Expired - Fee Related JP5372994B2 (ja) | 2004-07-30 | 2011-05-11 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2013092397A Expired - Fee Related JP5670508B2 (ja) | 2004-07-30 | 2013-04-25 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2013204470A Pending JP2013257911A (ja) | 2004-07-30 | 2013-09-30 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2015020410A Pending JP2015084260A (ja) | 2004-07-30 | 2015-02-04 | プロセッサ及びシステム |
JP2016159588A Pending JP2016192241A (ja) | 2004-07-30 | 2016-08-16 | プロセッサ及びシステム |
JP2018217401A Active JP6995731B2 (ja) | 2004-07-30 | 2018-11-20 | プロセッサ |
Family Applications Before (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007523610A Pending JP2008508598A (ja) | 2004-07-30 | 2005-07-14 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2010179219A Pending JP2011023017A (ja) | 2004-07-30 | 2010-08-10 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2010179220A Active JP5214676B2 (ja) | 2004-07-30 | 2010-08-10 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2011106137A Expired - Fee Related JP5378450B2 (ja) | 2004-07-30 | 2011-05-11 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2011106136A Expired - Fee Related JP5372994B2 (ja) | 2004-07-30 | 2011-05-11 | アーキテクチャイベントの間のプロセッサリソースの保持 |
JP2013092397A Expired - Fee Related JP5670508B2 (ja) | 2004-07-30 | 2013-04-25 | アーキテクチャイベントの間のプロセッサリソースの保持 |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015020410A Pending JP2015084260A (ja) | 2004-07-30 | 2015-02-04 | プロセッサ及びシステム |
JP2016159588A Pending JP2016192241A (ja) | 2004-07-30 | 2016-08-16 | プロセッサ及びシステム |
JP2018217401A Active JP6995731B2 (ja) | 2004-07-30 | 2018-11-20 | プロセッサ |
Country Status (6)
Country | Link |
---|---|
US (14) | US7562179B2 (ja) |
JP (10) | JP2008508598A (ja) |
CN (2) | CN1993683B (ja) |
DE (3) | DE112005003863B3 (ja) |
HK (1) | HK1101436A1 (ja) |
WO (1) | WO2006019914A2 (ja) |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7562179B2 (en) | 2004-07-30 | 2009-07-14 | Intel Corporation | Maintaining processor resources during architectural events |
US7395400B2 (en) * | 2004-09-20 | 2008-07-01 | Hewlett-Packard Development Company, L.P. | Adaptive address space operating system |
US7886126B2 (en) * | 2005-01-14 | 2011-02-08 | Intel Corporation | Extended paging tables to map guest physical memory addresses from virtual memory page tables to host physical memory addresses in a virtual machine system |
US8214830B2 (en) * | 2005-01-19 | 2012-07-03 | Intel Corporation | Performance in a virtualization architecture with a processor abstraction layer |
US7395405B2 (en) * | 2005-01-28 | 2008-07-01 | Intel Corporation | Method and apparatus for supporting address translation in a virtual machine environment |
US7685635B2 (en) * | 2005-03-11 | 2010-03-23 | Microsoft Corporation | Systems and methods for multi-level intercept processing in a virtual machine environment |
US7386669B2 (en) * | 2005-03-31 | 2008-06-10 | International Business Machines Corporation | System and method of improving task switching and page translation performance utilizing a multilevel translation lookaside buffer |
US8327353B2 (en) * | 2005-08-30 | 2012-12-04 | Microsoft Corporation | Hierarchical virtualization with a multi-level virtualization mechanism |
US7555628B2 (en) * | 2006-08-15 | 2009-06-30 | Intel Corporation | Synchronizing a translation lookaside buffer to an extended paging table |
US8479264B2 (en) | 2006-09-29 | 2013-07-02 | Micron Technology, Inc. | Architecture for virtual security module |
US7945761B2 (en) * | 2006-11-21 | 2011-05-17 | Vmware, Inc. | Maintaining validity of cached address mappings |
US8615643B2 (en) * | 2006-12-05 | 2013-12-24 | Microsoft Corporation | Operational efficiency of virtual TLBs |
US8171255B1 (en) | 2007-02-06 | 2012-05-01 | Parallels IP Holdings GmbH | Optimization of paging cache protection in virtual environment |
US7596677B1 (en) | 2007-02-06 | 2009-09-29 | Parallels Software International, Inc. | Paging cache optimization for virtual machine |
US7685355B2 (en) * | 2007-05-07 | 2010-03-23 | Microsoft Corporation | Hardware memory management unit simulation using concurrent lookups for address translation data |
US8549254B2 (en) * | 2007-12-31 | 2013-10-01 | Intel Corporation | Using a translation lookaside buffer in a multiple stage memory address translation structure to manage protected microcontexts |
US8560806B2 (en) * | 2007-12-31 | 2013-10-15 | Intel Corporation | Using a multiple stage memory address translation structure to manage protected micro-contexts |
US20090172346A1 (en) * | 2007-12-31 | 2009-07-02 | Ravi Sahita | Transitioning between software component partitions using a page table pointer target list |
US9098625B2 (en) * | 2008-02-29 | 2015-08-04 | International Business Machines Corporation | Viral trace |
FR2929729A1 (fr) * | 2008-04-03 | 2009-10-09 | Alveol Technology Sarl | Dispositif de gestion de la memoire d'un environnement informatique |
US8316211B2 (en) * | 2008-06-30 | 2012-11-20 | Intel Corporation | Generating multiple address space identifiers per virtual machine to switch between protected micro-contexts |
US8140825B2 (en) * | 2008-08-05 | 2012-03-20 | International Business Machines Corporation | Systems and methods for selectively closing pages in a memory |
JP5300407B2 (ja) * | 2008-10-20 | 2013-09-25 | 株式会社東芝 | 仮想アドレスキャッシュメモリ及び仮想アドレスキャッシュ方法 |
JP5459006B2 (ja) * | 2010-03-24 | 2014-04-02 | 富士通株式会社 | メモリ管理装置、メモリ管理方法及びメモリ管理プログラム |
KR20120068573A (ko) * | 2010-12-17 | 2012-06-27 | 삼성전자주식회사 | 심리스 애플리케이션 통합 장치 및 방법 |
KR20120071554A (ko) * | 2010-12-23 | 2012-07-03 | 한국전자통신연구원 | 완전가상화를 위한 주소공간 전환 방법 및 장치 |
US9158592B2 (en) * | 2011-05-02 | 2015-10-13 | Green Hills Software, Inc. | System and method for time variant scheduling of affinity groups comprising processor core and address spaces on a synchronized multicore processor |
US9916257B2 (en) * | 2011-07-26 | 2018-03-13 | Intel Corporation | Method and apparatus for TLB shoot-down in a heterogeneous computing system supporting shared virtual memory |
US9804870B2 (en) * | 2011-10-28 | 2017-10-31 | Intel Corporation | Instruction-set support for invocation of VMM-configured services without VMM intervention |
US8719464B2 (en) * | 2011-11-30 | 2014-05-06 | Advanced Micro Device, Inc. | Efficient memory and resource management |
JP5852677B2 (ja) * | 2011-12-26 | 2016-02-03 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | レジスタ・マッピング方法 |
CN104067218B (zh) * | 2011-12-28 | 2019-06-18 | 英特尔公司 | 分配存储器访问控制策略 |
US9465748B2 (en) * | 2011-12-30 | 2016-10-11 | Advanced Micro Devices, Inc. | Instruction fetch translation lookaside buffer management to support host and guest O/S translations |
US10037228B2 (en) * | 2012-10-25 | 2018-07-31 | Nvidia Corporation | Efficient memory virtualization in multi-threaded processing units |
US10169091B2 (en) | 2012-10-25 | 2019-01-01 | Nvidia Corporation | Efficient memory virtualization in multi-threaded processing units |
US10310973B2 (en) | 2012-10-25 | 2019-06-04 | Nvidia Corporation | Efficient memory virtualization in multi-threaded processing units |
US10102003B2 (en) | 2012-11-01 | 2018-10-16 | International Business Machines Corporation | Intelligent context management |
US10078518B2 (en) | 2012-11-01 | 2018-09-18 | International Business Machines Corporation | Intelligent context management |
US9158702B2 (en) | 2012-12-28 | 2015-10-13 | Intel Corporation | Apparatus and method for implementing a scratchpad memory using priority hint |
CN104239237B (zh) * | 2013-06-20 | 2017-07-14 | 华为技术有限公司 | 一种tlb管理方法及装置 |
US9965310B2 (en) * | 2013-08-28 | 2018-05-08 | Empire Technology Development Llc | Virtual machine exit analyzer |
US9317443B2 (en) | 2014-04-17 | 2016-04-19 | International Business Machines Corporation | Managing translations across multiple contexts using a TLB with entries directed to multiple privilege levels and to multiple types of address spaces |
US9323692B2 (en) | 2014-04-17 | 2016-04-26 | International Business Machines Corporation | Managing translation of a same address across multiple contexts using a same entry in a translation lookaside buffer |
US9626221B2 (en) * | 2015-02-24 | 2017-04-18 | Red Hat Israel, Ltd. | Dynamic guest virtual machine identifier allocation |
US11354128B2 (en) | 2015-03-04 | 2022-06-07 | Intel Corporation | Optimized mode transitions through predicting target state |
TWI518585B (zh) * | 2015-05-18 | 2016-01-21 | 國立成功大學 | 具有草稿式記憶體的電子裝置與草稿式記憶體的管理方法 |
WO2017044124A1 (en) * | 2015-09-11 | 2017-03-16 | Hewlett Packard Enterprise Development Lp | Switch process virtual address space |
US9946566B2 (en) * | 2015-09-28 | 2018-04-17 | Intel Corporation | Method and apparatus for light-weight virtualization contexts |
US20170220466A1 (en) * | 2016-01-30 | 2017-08-03 | Intel Corporation | Sharing a guest physical address space among virtualized contexts |
KR102525229B1 (ko) * | 2016-05-13 | 2023-04-25 | 에스케이하이닉스 주식회사 | 메모리 모듈 및 이를 포함하는 시스템 |
US10241924B2 (en) | 2016-07-18 | 2019-03-26 | International Business Machines Corporation | Reducing over-purging of structures associated with address translation using an array of tags |
US10802986B2 (en) | 2016-07-18 | 2020-10-13 | International Business Machines Corporation | Marking to indicate memory used to back address translation structures |
US10169243B2 (en) | 2016-07-18 | 2019-01-01 | International Business Machines Corporation | Reducing over-purging of structures associated with address translation |
US10282305B2 (en) | 2016-07-18 | 2019-05-07 | International Business Machines Corporation | Selective purging of entries of structures associated with address translation in a virtualized environment |
US10176111B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Host page management using active guest page table indicators |
US10162764B2 (en) | 2016-07-18 | 2018-12-25 | International Business Machines Corporation | Marking page table/page status table entries to indicate memory used to back address translation structures |
US10248573B2 (en) | 2016-07-18 | 2019-04-02 | International Business Machines Corporation | Managing memory used to back address translation structures |
US10180909B2 (en) | 2016-07-18 | 2019-01-15 | International Business Machines Corporation | Host-based resetting of active use of guest page table indicators |
US10168902B2 (en) | 2016-07-18 | 2019-01-01 | International Business Machines Corporation | Reducing purging of structures associated with address translation |
US10223281B2 (en) | 2016-07-18 | 2019-03-05 | International Business Machines Corporation | Increasing the scope of local purges of structures associated with address translation |
US10176006B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Delaying purging of structures associated with address translation |
US10176110B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Marking storage keys to indicate memory used to back address translation structures |
KR102439466B1 (ko) * | 2017-03-27 | 2022-09-02 | 엘지전자 주식회사 | 단말기 및 그 제어 방법 |
US10866904B2 (en) * | 2017-11-22 | 2020-12-15 | Arm Limited | Data storage for multiple data types |
US11579770B2 (en) * | 2018-03-15 | 2023-02-14 | Western Digital Technologies, Inc. | Volatility management for memory device |
JP2019212244A (ja) * | 2018-06-08 | 2019-12-12 | 富士通株式会社 | 通知制御プログラム、通知制御方法および情報処理装置 |
US11797665B1 (en) * | 2018-06-28 | 2023-10-24 | Advanced Micro Devices, Inc. | Protection against branch target buffer poisoning by a management layer |
US10891238B1 (en) | 2019-06-28 | 2021-01-12 | International Business Machines Corporation | Dynamically joining and splitting dynamic address translation (DAT) tables based on operational context |
US10970224B2 (en) * | 2019-06-28 | 2021-04-06 | International Business Machines Corporation | Operational context subspaces |
US11074195B2 (en) | 2019-06-28 | 2021-07-27 | International Business Machines Corporation | Access to dynamic address translation across multiple spaces for operational context subspaces |
CN112099907B (zh) * | 2020-08-26 | 2024-01-26 | 海光信息技术股份有限公司 | 一种虚拟机运行方法、装置及服务器 |
US11513963B2 (en) * | 2021-03-11 | 2022-11-29 | Western Digital Technologies. Inc. | Data storage device and method for application identifier handler heads-up for faster storage response |
Family Cites Families (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3855456A (en) * | 1972-11-22 | 1974-12-17 | Ebasco Serv | Monitor and results computer system |
JPS553077A (en) | 1978-06-23 | 1980-01-10 | Fujitsu Ltd | Multi-virtual data processing system |
JPS6091462A (ja) * | 1983-10-26 | 1985-05-22 | Toshiba Corp | 演算制御装置 |
JPS60100245A (ja) | 1983-11-02 | 1985-06-04 | Mitsubishi Electric Corp | アドレス変換装置 |
AU559311B2 (en) * | 1984-02-15 | 1987-03-05 | Matsushita Electric Industrial Co., Ltd. | Pay tv charge/time data display |
US5123101A (en) * | 1986-11-12 | 1992-06-16 | Xerox Corporation | Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss |
JPH0336648A (ja) * | 1989-07-03 | 1991-02-18 | Hitachi Ltd | 電子計算機及びtlb装置とマイクロプロセッサチップ |
JPH03185539A (ja) * | 1989-12-14 | 1991-08-13 | Hitachi Ltd | データ処理装置 |
EP0464333A3 (en) * | 1990-07-03 | 1992-07-29 | International Business Machines Corporation | Virtual memory |
JPH04349548A (ja) | 1991-05-28 | 1992-12-04 | Nec Eng Ltd | アドレス変換方式 |
US5319760A (en) * | 1991-06-28 | 1994-06-07 | Digital Equipment Corporation | Translation buffer for virtual machines with address space match |
JPH06139149A (ja) * | 1992-10-29 | 1994-05-20 | Mitsubishi Electric Corp | 多重仮想空間制御装置 |
US6356989B1 (en) * | 1992-12-21 | 2002-03-12 | Intel Corporation | Translation lookaside buffer (TLB) arrangement wherein the TLB contents retained for a task as swapped out and reloaded when a task is rescheduled |
JPH06332803A (ja) * | 1993-05-25 | 1994-12-02 | Hitachi Ltd | 仮想計算機システムにおけるtlb制御方法 |
US5892944A (en) * | 1993-07-20 | 1999-04-06 | Kabushiki Kaisha Toshiba | Program execution and operation right management system suitable for single virtual memory scheme |
JPH0784883A (ja) * | 1993-09-17 | 1995-03-31 | Hitachi Ltd | 仮想計算機システムのアドレス変換バッファパージ方法 |
JPH07105091A (ja) | 1993-10-01 | 1995-04-21 | Hitachi Ltd | キャッシュの制御装置および制御方法 |
BR9407962A (pt) * | 1993-11-02 | 1996-12-03 | Paracom Corp | Aparelho para processamento acelerado de transaçoes com base de dados de computador |
JPH07134659A (ja) * | 1993-11-09 | 1995-05-23 | Hitachi Ltd | 仮想計算機システムのアドレス変換バッファ制御方式 |
JPH07134658A (ja) * | 1993-11-09 | 1995-05-23 | Hitachi Ltd | 仮想計算機システムのアドレス変換バッファ制御方式 |
JP3740195B2 (ja) * | 1994-09-09 | 2006-02-01 | 株式会社ルネサステクノロジ | データ処理装置 |
US5682495A (en) | 1994-12-09 | 1997-10-28 | International Business Machines Corporation | Fully associative address translation buffer having separate segment and page invalidation |
GB9502864D0 (en) * | 1995-02-14 | 1995-04-05 | Digicash Bv | Cryptographic reduced instruction set processor |
JPH09109380A (ja) | 1995-10-20 | 1997-04-28 | Brother Ind Ltd | インクジェットプリンタ |
JP3557026B2 (ja) * | 1996-01-12 | 2004-08-25 | 株式会社東芝 | 仮想記憶管理方法 |
US5906001A (en) * | 1996-12-19 | 1999-05-18 | Intel Corporation | Method and apparatus for performing TLB shutdown operations in a multiprocessor system without invoking interrup handler routines |
US6075938A (en) * | 1997-06-10 | 2000-06-13 | The Board Of Trustees Of The Leland Stanford Junior University | Virtual machine monitors for scalable multiprocessors |
JPH117411A (ja) | 1997-06-17 | 1999-01-12 | Fujitsu Ltd | アドレス変換装置 |
JPH1117411A (ja) | 1997-06-27 | 1999-01-22 | Nec Corp | マイクロ波回路 |
GB2339037B (en) | 1998-07-03 | 2002-11-20 | Advanced Risc Mach Ltd | Memory address translation in a data processing system |
US7409694B2 (en) * | 1998-09-09 | 2008-08-05 | Microsoft Corporation | Highly componentized system architecture with loadable virtual memory manager |
US6230248B1 (en) * | 1998-10-12 | 2001-05-08 | Institute For The Development Of Emerging Architectures, L.L.C. | Method and apparatus for pre-validating regions in a virtual addressing scheme |
US6418521B1 (en) * | 1998-12-23 | 2002-07-09 | Intel Corporation | Hierarchical fully-associative-translation lookaside buffer structure |
US6327646B1 (en) * | 1999-03-12 | 2001-12-04 | Intel Corporation | Translation look-aside buffer utilizing high-order bits for fast access |
US6604184B2 (en) | 1999-06-30 | 2003-08-05 | Intel Corporation | Virtual memory mapping using region-based page tables |
JP2001022927A (ja) | 1999-07-06 | 2001-01-26 | Fuji Photo Film Co Ltd | 画像処理装置、画像処理方法、及び記憶媒体 |
US6625720B1 (en) * | 1999-08-17 | 2003-09-23 | Nec Electronics, Inc. | System for posting vector synchronization instructions to vector instruction queue to separate vector instructions from different application programs |
US6889319B1 (en) * | 1999-12-09 | 2005-05-03 | Intel Corporation | Method and apparatus for entering and exiting multiple threads within a multithreaded processor |
JP2001236221A (ja) | 2000-02-21 | 2001-08-31 | Keisuke Shindo | マルチスレッドを利用するパイプライン並列プロセッサ |
US6510508B1 (en) * | 2000-06-15 | 2003-01-21 | Advanced Micro Devices, Inc. | Translation lookaside buffer flush filter |
US6604187B1 (en) * | 2000-06-19 | 2003-08-05 | Advanced Micro Devices, Inc. | Providing global translations with address space numbers |
EP1182568A3 (en) * | 2000-08-21 | 2004-07-21 | Texas Instruments Incorporated | TLB operation based on task-id |
US6907600B2 (en) * | 2000-12-27 | 2005-06-14 | Intel Corporation | Virtual translation lookaside buffer |
US6854046B1 (en) * | 2001-08-03 | 2005-02-08 | Tensilica, Inc. | Configurable memory management unit |
US6646899B2 (en) | 2001-09-21 | 2003-11-11 | Broadcom Corporation | Content addressable memory with power reduction technique |
AU2002366404A1 (en) | 2001-12-14 | 2003-06-30 | Koninklijke Philips Electronics N.V. | Data processing system |
US7127548B2 (en) * | 2002-04-16 | 2006-10-24 | Intel Corporation | Control register access virtualization performance improvement in the virtual-machine architecture |
US6920521B2 (en) * | 2002-10-10 | 2005-07-19 | International Business Machines Corporation | Method and system of managing virtualized physical memory in a data processing system |
US6904490B2 (en) * | 2002-10-10 | 2005-06-07 | International Business Machines Corporation | Method and system of managing virtualized physical memory in a multi-processor system |
US7073042B2 (en) * | 2002-12-12 | 2006-07-04 | Intel Corporation | Reclaiming existing fields in address translation data structures to extend control over memory accesses |
US7793286B2 (en) * | 2002-12-19 | 2010-09-07 | Intel Corporation | Methods and systems to manage machine state in virtual machine operations |
US7409487B1 (en) * | 2003-06-30 | 2008-08-05 | Vmware, Inc. | Virtualization system for computers that use address space indentifiers |
US7552255B1 (en) * | 2003-07-30 | 2009-06-23 | Intel Corporation | Dynamically partitioning pipeline resources |
US7552254B1 (en) * | 2003-07-30 | 2009-06-23 | Intel Corporation | Associating address space identifiers with active contexts |
US7870553B2 (en) * | 2003-08-28 | 2011-01-11 | Mips Technologies, Inc. | Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts |
US20050182903A1 (en) * | 2004-02-12 | 2005-08-18 | Mips Technologies, Inc. | Apparatus and method for preventing duplicate matching entries in a translation lookaside buffer |
US7562179B2 (en) * | 2004-07-30 | 2009-07-14 | Intel Corporation | Maintaining processor resources during architectural events |
US8312452B2 (en) * | 2005-06-30 | 2012-11-13 | Intel Corporation | Method and apparatus for a guest to access a privileged register |
US20090113111A1 (en) * | 2007-10-30 | 2009-04-30 | Vmware, Inc. | Secure identification of execution contexts |
JP5459006B2 (ja) * | 2010-03-24 | 2014-04-02 | 富士通株式会社 | メモリ管理装置、メモリ管理方法及びメモリ管理プログラム |
US8751833B2 (en) * | 2010-04-30 | 2014-06-10 | Arm Limited | Data processing system |
US8667258B2 (en) * | 2010-06-23 | 2014-03-04 | International Business Machines Corporation | High performance cache translation look-aside buffer (TLB) lookups using multiple page size prediction |
US9465748B2 (en) * | 2011-12-30 | 2016-10-11 | Advanced Micro Devices, Inc. | Instruction fetch translation lookaside buffer management to support host and guest O/S translations |
US9804896B2 (en) * | 2012-07-31 | 2017-10-31 | Empire Technology Development Llc | Thread migration across cores of a multi-core processor |
US10310973B2 (en) * | 2012-10-25 | 2019-06-04 | Nvidia Corporation | Efficient memory virtualization in multi-threaded processing units |
US9009413B2 (en) * | 2012-12-21 | 2015-04-14 | Intel Corporation | Method and apparatus to implement lazy flush in a virtually tagged cache memory |
US9703951B2 (en) * | 2014-09-30 | 2017-07-11 | Amazon Technologies, Inc. | Allocation of shared system resources |
US10209991B2 (en) * | 2016-01-21 | 2019-02-19 | Advanced Micro Devices, Inc. | Instruction set and micro-architecture supporting asynchronous memory access |
-
2004
- 2004-07-30 US US10/903,704 patent/US7562179B2/en active Active
-
2005
- 2005-07-14 WO PCT/US2005/024997 patent/WO2006019914A2/en active Application Filing
- 2005-07-14 DE DE112005003863.7T patent/DE112005003863B3/de active Active
- 2005-07-14 DE DE112005003859.9T patent/DE112005003859B4/de active Active
- 2005-07-14 CN CN200580025726XA patent/CN1993683B/zh active Active
- 2005-07-14 CN CN2010102276573A patent/CN101872316B/zh active Active
- 2005-07-14 DE DE112005001798.2T patent/DE112005001798B4/de active Active
- 2005-07-14 JP JP2007523610A patent/JP2008508598A/ja active Pending
-
2007
- 2007-08-27 HK HK07109284A patent/HK1101436A1/xx not_active IP Right Cessation
-
2009
- 2009-03-30 US US12/413,655 patent/US7904694B2/en active Active
- 2009-06-12 US US12/483,519 patent/US7899972B2/en active Active
-
2010
- 2010-08-10 JP JP2010179219A patent/JP2011023017A/ja active Pending
- 2010-08-10 JP JP2010179220A patent/JP5214676B2/ja active Active
-
2011
- 2011-02-03 US US13/020,161 patent/US8543793B2/en active Active
- 2011-05-11 JP JP2011106137A patent/JP5378450B2/ja not_active Expired - Fee Related
- 2011-05-11 JP JP2011106136A patent/JP5372994B2/ja not_active Expired - Fee Related
-
2012
- 2012-12-07 US US13/708,547 patent/US8788790B2/en active Active
-
2013
- 2013-03-15 US US13/843,601 patent/US8806172B2/en active Active
- 2013-03-15 US US13/837,997 patent/US9086958B2/en not_active Expired - Fee Related
- 2013-04-25 JP JP2013092397A patent/JP5670508B2/ja not_active Expired - Fee Related
- 2013-09-30 JP JP2013204470A patent/JP2013257911A/ja active Pending
-
2014
- 2014-12-22 US US14/579,526 patent/US9164901B2/en not_active Expired - Fee Related
- 2014-12-22 US US14/579,040 patent/US9152561B2/en not_active Expired - Fee Related
- 2014-12-23 US US14/580,345 patent/US9164918B2/en not_active Expired - Fee Related
-
2015
- 2015-02-04 JP JP2015020410A patent/JP2015084260A/ja active Pending
- 2015-09-18 US US14/858,835 patent/US9507730B2/en active Active
-
2016
- 2016-08-16 JP JP2016159588A patent/JP2016192241A/ja active Pending
- 2016-11-29 US US15/362,820 patent/US9996475B2/en active Active
-
2018
- 2018-06-11 US US16/005,385 patent/US10303620B2/en not_active Expired - Fee Related
- 2018-11-20 JP JP2018217401A patent/JP6995731B2/ja active Active
-
2019
- 2019-05-02 US US16/401,889 patent/US10740249B2/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2013257911A5 (ja) | プロセッサ | |
JP2010102719A5 (ja) | ||
GB2511957A (en) | Processor with kernel mode access to user space virtual addresses | |
JP2012174086A5 (ja) | ||
JP2017529591A5 (ja) | ||
JP2017037672A5 (ja) | ||
WO2014031495A3 (en) | Translation look-aside buffer with prefetching | |
JP2015509770A5 (ja) | ||
IN2015MN00051A (ja) | ||
GB2515432A (en) | Data processing apparatus having cache and translation lookaside buffer | |
GB2528796A8 (en) | Instructions and logic to provide advanced paging capabilities for secure enclave page caches | |
MY170382A (en) | Mac address hardware learning method and system based on hash table and tcam table | |
JP2016515445A5 (ja) | ||
JP2013224923A5 (ja) | ||
EP2979189A4 (en) | STORING DATA FROM CACHE LINES IN A MAIN STORAGE BASED ON MEMORY ADDRESSES | |
EP2889759A8 (en) | Processor with architecturally-visible programmable on-die storage to store data that is accessible by instruction | |
WO2009002756A3 (en) | Leveraging transactional memory hardware to accelerate virtualization and emulation | |
JP2017516228A5 (ja) | ||
WO2012134641A3 (en) | Techniques and mechanisms for live migration of pages pinned for dma | |
GB2529367A (en) | Provisioning a secure customer domain in a virtualized multi-tenant environment | |
EP2790108A3 (en) | Information processing apparatus, memory control device, data transfer control method, and data transfer control program | |
JP2013065296A5 (ja) | 領域記述子グローバル化制御を有するメモリ管理ユニット | |
JP2016513836A5 (ja) | ||
JP2016103422A5 (ja) | ||
JP2015127853A5 (ja) |