JP2013229470A - 半導体装置及びそのレイアウト方法 - Google Patents

半導体装置及びそのレイアウト方法 Download PDF

Info

Publication number
JP2013229470A
JP2013229470A JP2012100976A JP2012100976A JP2013229470A JP 2013229470 A JP2013229470 A JP 2013229470A JP 2012100976 A JP2012100976 A JP 2012100976A JP 2012100976 A JP2012100976 A JP 2012100976A JP 2013229470 A JP2013229470 A JP 2013229470A
Authority
JP
Japan
Prior art keywords
wiring
region
pattern
widened
intersecting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2012100976A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013229470A5 (enExample
Inventor
Shuichi Nagase
修一 永瀬
Hisashi Nagamine
久之 長峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PS4 Luxco SARL
Original Assignee
PS4 Luxco SARL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PS4 Luxco SARL filed Critical PS4 Luxco SARL
Priority to JP2012100976A priority Critical patent/JP2013229470A/ja
Priority to US13/800,782 priority patent/US9059165B2/en
Publication of JP2013229470A publication Critical patent/JP2013229470A/ja
Publication of JP2013229470A5 publication Critical patent/JP2013229470A5/ja
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5221—Crossover interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H01L23/5286—Arrangements of power or ground buses
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/903—Masterslice integrated circuits comprising field effect technology
    • H10D84/907—CMOS gate arrays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2012100976A 2012-04-26 2012-04-26 半導体装置及びそのレイアウト方法 Withdrawn JP2013229470A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2012100976A JP2013229470A (ja) 2012-04-26 2012-04-26 半導体装置及びそのレイアウト方法
US13/800,782 US9059165B2 (en) 2012-04-26 2013-03-13 Semiconductor device having mesh-pattern wirings

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012100976A JP2013229470A (ja) 2012-04-26 2012-04-26 半導体装置及びそのレイアウト方法

Publications (2)

Publication Number Publication Date
JP2013229470A true JP2013229470A (ja) 2013-11-07
JP2013229470A5 JP2013229470A5 (enExample) 2015-05-28

Family

ID=49476576

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012100976A Withdrawn JP2013229470A (ja) 2012-04-26 2012-04-26 半導体装置及びそのレイアウト方法

Country Status (2)

Country Link
US (1) US9059165B2 (enExample)
JP (1) JP2013229470A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102349417B1 (ko) 2015-07-16 2022-01-10 삼성전자 주식회사 전압 강하를 개선할 수 있는 구조를 갖는 반도체 장치와 이를 포함하는 장치
JP7200066B2 (ja) * 2019-08-22 2023-01-06 ルネサスエレクトロニクス株式会社 半導体装置
KR20220015207A (ko) * 2020-07-30 2022-02-08 에스케이하이닉스 주식회사 반도체 장치
KR102879037B1 (ko) 2020-08-19 2025-10-29 삼성전자주식회사 복수개의 패턴들을 포함하는 반도체 소자

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5410107A (en) * 1993-03-01 1995-04-25 The Board Of Trustees Of The University Of Arkansas Multichip module
JP2001127162A (ja) 1999-10-25 2001-05-11 Matsushita Electric Ind Co Ltd 半導体集積回路

Also Published As

Publication number Publication date
US9059165B2 (en) 2015-06-16
US20130285258A1 (en) 2013-10-31

Similar Documents

Publication Publication Date Title
CN214098387U (zh) 显示面板及显示装置
US6701509B2 (en) Integrated circuit power and ground routing
TWI507907B (zh) 半導體裝置及其設計方法
CN102306650A (zh) 像素结构及其制作方法
CN108598118A (zh) 一种显示面板及显示装置
US7893518B2 (en) Method for generating a layout, use of a transistor layout, and semiconductor circuit
CN109427654A (zh) 用于制造集成电路（ic）的方法
CN109599386A (zh) 局部互连结构、半导体集成电路装置及其制造方法
JP2013229470A (ja) 半導体装置及びそのレイアウト方法
US8884349B2 (en) Semiconductor device
TWI750997B (zh) 半導體結構及其形成方法
TWI883367B (zh) 積體電路系統及積體電路的設計方法
US10964685B2 (en) Integrated circuit and method of generating integrated circuit layout
US20120199829A1 (en) Semiconductor device
JP7623074B2 (ja) 非整数値の倍数のセル高さを有する半導体セルブロック
CN103956332B (zh) 用于提升走线资源的集成电路结构及方法
TW201521187A (zh) 用於降低電晶體陣列中之寄生漏電之技術
KR20220153382A (ko) 표준 셀을 포함하는 집적 회로 및 이를 설계하기 위한 방법
CN110392922A (zh) 半导体集成电路装置
CN115244454B (zh) 显示基板和显示面板
CN115443538B (zh) 阵列基板和显示装置
CN203983253U (zh) 基于单元库形成的集成电路结构
CN113178428B (zh) 一种互连结构、三维存储器件及互连结构的制作方法
CN104241247B (zh) 电源地网络及其布线方法
JP2006339252A (ja) 半導体装置及びその製造方法

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20130730

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130822

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150327

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150327

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20160219