JP2013218126A - 表示装置 - Google Patents

表示装置 Download PDF

Info

Publication number
JP2013218126A
JP2013218126A JP2012088871A JP2012088871A JP2013218126A JP 2013218126 A JP2013218126 A JP 2013218126A JP 2012088871 A JP2012088871 A JP 2012088871A JP 2012088871 A JP2012088871 A JP 2012088871A JP 2013218126 A JP2013218126 A JP 2013218126A
Authority
JP
Japan
Prior art keywords
terminal
dummy
outermost
terminals
display device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012088871A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013218126A5 (enExample
Inventor
Yukihiro Nagami
幸弘 長三
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Display Inc
Original Assignee
Japan Display Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Japan Display Inc filed Critical Japan Display Inc
Priority to JP2012088871A priority Critical patent/JP2013218126A/ja
Priority to US13/845,400 priority patent/US9093592B2/en
Publication of JP2013218126A publication Critical patent/JP2013218126A/ja
Publication of JP2013218126A5 publication Critical patent/JP2013218126A5/ja
Priority to US14/734,375 priority patent/US9865579B2/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/18Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of the types provided for in two or more different main groups of the same subclass of H10B, H10D, H10F, H10H, H10K or H10N
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13454Drivers integrated on the active matrix substrate
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13458Terminal pads
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226Via connections in a multilevel interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/441Interconnections, e.g. scanning lines
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/81Bodies
    • H10H20/813Bodies having a plurality of light-emitting regions, e.g. multi-junction LEDs or light-emitting devices having photoluminescent regions within the bodies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80Constructional details
    • H10K59/88Dummy elements, i.e. elements having non-functional features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Engineering & Computer Science (AREA)
  • Optics & Photonics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Mathematical Physics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
JP2012088871A 2012-04-10 2012-04-10 表示装置 Pending JP2013218126A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2012088871A JP2013218126A (ja) 2012-04-10 2012-04-10 表示装置
US13/845,400 US9093592B2 (en) 2012-04-10 2013-03-18 Display device
US14/734,375 US9865579B2 (en) 2012-04-10 2015-06-09 Display device having driver IC directly connected to substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012088871A JP2013218126A (ja) 2012-04-10 2012-04-10 表示装置

Publications (2)

Publication Number Publication Date
JP2013218126A true JP2013218126A (ja) 2013-10-24
JP2013218126A5 JP2013218126A5 (enExample) 2015-05-28

Family

ID=49291602

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012088871A Pending JP2013218126A (ja) 2012-04-10 2012-04-10 表示装置

Country Status (2)

Country Link
US (2) US9093592B2 (enExample)
JP (1) JP2013218126A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220103424A (ko) * 2021-01-15 2022-07-22 주식회사 엘시텍 표시 장치 및 그 제조 방법

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6701777B2 (ja) * 2016-02-15 2020-05-27 セイコーエプソン株式会社 電気光学装置、電子機器
CN109270754B (zh) 2017-07-17 2021-04-27 京东方科技集团股份有限公司 阵列基板和显示装置
CN109801888A (zh) * 2017-11-16 2019-05-24 群创光电股份有限公司 第一电子元件及包含第一电子元件的显示设备
KR102581839B1 (ko) * 2018-10-02 2023-09-22 삼성디스플레이 주식회사 표시 장치
CN111328184B (zh) * 2020-01-20 2022-03-11 维沃移动通信有限公司 显示屏及电子设备
DE102020135087A1 (de) 2020-03-27 2021-09-30 Samsung Electronics Co., Ltd. Halbleitergehäuse

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002311452A (ja) * 2001-04-13 2002-10-23 Citizen Watch Co Ltd 液晶装置
JP2006215224A (ja) * 2005-02-03 2006-08-17 Sanyo Epson Imaging Devices Corp 電気光学装置、電気光学装置の製造方法、及び電子機器
JP2008165204A (ja) * 2006-12-27 2008-07-17 Lg Display Co Ltd 液晶表示装置及びその製造方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3139549B2 (ja) 1999-01-29 2001-03-05 日本電気株式会社 アクティブマトリクス型液晶表示装置
JP3744450B2 (ja) * 2001-05-09 2006-02-08 セイコーエプソン株式会社 電気光学装置、駆動用ic及び電子機器
KR100698042B1 (ko) * 2002-07-29 2007-03-23 엘지.필립스 엘시디 주식회사 액정표시소자 및 그 제조방법
US8410571B2 (en) * 2006-07-12 2013-04-02 United Microelectronics Corp. Layout of dummy patterns
US7446398B2 (en) * 2006-08-01 2008-11-04 Taiwan Semiconductor Manufacturing Co., Ltd. Bump pattern design for flip chip semiconductor package

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002311452A (ja) * 2001-04-13 2002-10-23 Citizen Watch Co Ltd 液晶装置
JP2006215224A (ja) * 2005-02-03 2006-08-17 Sanyo Epson Imaging Devices Corp 電気光学装置、電気光学装置の製造方法、及び電子機器
JP2008165204A (ja) * 2006-12-27 2008-07-17 Lg Display Co Ltd 液晶表示装置及びその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220103424A (ko) * 2021-01-15 2022-07-22 주식회사 엘시텍 표시 장치 및 그 제조 방법
KR102671897B1 (ko) * 2021-01-15 2024-06-03 주식회사 엘시텍 표시 장치 및 그 제조 방법

Also Published As

Publication number Publication date
US20150270251A1 (en) 2015-09-24
US20130264593A1 (en) 2013-10-10
US9093592B2 (en) 2015-07-28
US9865579B2 (en) 2018-01-09

Similar Documents

Publication Publication Date Title
US9170463B2 (en) Liquid crystal display device
EP3088951B1 (en) Array substrate, preparation method thereof, motherboard comprising array substrate and display apparatus
US20120206684A1 (en) Liquid crystal display and manufacturing method thereof
CN113937236B (zh) 显示基板及其制备方法、显示装置
JP2013218126A (ja) 表示装置
CN107302016B (zh) 一种有机发光二极管显示面板及其制作方法
US8537298B2 (en) Liquid crystal display device
US10199397B2 (en) Electrical connection structure, array substrate and display device
US9954013B2 (en) Display device and method of manufacturing the same
US8259247B2 (en) Liquid crystal display device
US10288959B2 (en) Display device comprising first and second oxide conductive films that cover a terminal wire
JP2009031362A (ja) 配線基板、その製造方法、及び表示装置
CN106886107A (zh) 显示面板
CN102593126A (zh) 面板及其制法
JP6905421B2 (ja) 表示装置
US9864248B2 (en) Semiconductor device and display device
US9703152B2 (en) Liquid crystal display device
US10409407B2 (en) Touch panel and display device
JP5951329B2 (ja) 液晶表示装置
US20120133860A1 (en) Active matrix substrate, liquid crystal display panel, liquid crystal display device, and method for manufacturing active matrix substrate
JP5939755B2 (ja) 液晶表示装置
TWI425284B (zh) 畫素結構及其製作方法
CN105824162A (zh) 阵列基板及其制作方法、显示装置
JP5456919B2 (ja) 液晶表示装置
JP5814617B2 (ja) 液晶表示装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150408

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150408

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160218

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160301

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20160906