JP2013118033A5 - - Google Patents

Download PDF

Info

Publication number
JP2013118033A5
JP2013118033A5 JP2011265684A JP2011265684A JP2013118033A5 JP 2013118033 A5 JP2013118033 A5 JP 2013118033A5 JP 2011265684 A JP2011265684 A JP 2011265684A JP 2011265684 A JP2011265684 A JP 2011265684A JP 2013118033 A5 JP2013118033 A5 JP 2013118033A5
Authority
JP
Japan
Prior art keywords
circuit
signal
clock signal
internal clock
supplied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
JP2011265684A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013118033A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2011265684A priority Critical patent/JP2013118033A/ja
Priority claimed from JP2011265684A external-priority patent/JP2013118033A/ja
Priority to KR1020120139830A priority patent/KR101374977B1/ko
Priority to US13/693,834 priority patent/US8780653B2/en
Publication of JP2013118033A publication Critical patent/JP2013118033A/ja
Publication of JP2013118033A5 publication Critical patent/JP2013118033A5/ja
Abandoned legal-status Critical Current

Links

JP2011265684A 2011-12-05 2011-12-05 半導体装置 Abandoned JP2013118033A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2011265684A JP2013118033A (ja) 2011-12-05 2011-12-05 半導体装置
KR1020120139830A KR101374977B1 (ko) 2011-12-05 2012-12-04 반도체 디바이스 및 데이터 프로세싱 시스템
US13/693,834 US8780653B2 (en) 2011-12-05 2012-12-04 Semiconductor device having skew detection circuit measuring skew between clock signal and data strobe signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011265684A JP2013118033A (ja) 2011-12-05 2011-12-05 半導体装置

Publications (2)

Publication Number Publication Date
JP2013118033A JP2013118033A (ja) 2013-06-13
JP2013118033A5 true JP2013118033A5 (enrdf_load_stackoverflow) 2015-01-22

Family

ID=48523916

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011265684A Abandoned JP2013118033A (ja) 2011-12-05 2011-12-05 半導体装置

Country Status (3)

Country Link
US (1) US8780653B2 (enrdf_load_stackoverflow)
JP (1) JP2013118033A (enrdf_load_stackoverflow)
KR (1) KR101374977B1 (enrdf_load_stackoverflow)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7716510B2 (en) 2006-12-19 2010-05-11 Micron Technology, Inc. Timing synchronization circuit with loop counter
US7656745B2 (en) 2007-03-15 2010-02-02 Micron Technology, Inc. Circuit, system and method for controlling read latency
JP2012203515A (ja) * 2011-03-24 2012-10-22 Toshiba Corp 半導体装置
US8984320B2 (en) 2011-03-29 2015-03-17 Micron Technology, Inc. Command paths, apparatuses and methods for providing a command to a data block
JP2013131277A (ja) * 2011-12-22 2013-07-04 Elpida Memory Inc 半導体装置及びその製造方法
US8552776B2 (en) 2012-02-01 2013-10-08 Micron Technology, Inc. Apparatuses and methods for altering a forward path delay of a signal path
US9166579B2 (en) * 2012-06-01 2015-10-20 Micron Technology, Inc. Methods and apparatuses for shifting data signals to match command signal delay
US9054675B2 (en) 2012-06-22 2015-06-09 Micron Technology, Inc. Apparatuses and methods for adjusting a minimum forward path delay of a signal path
US9001594B2 (en) 2012-07-06 2015-04-07 Micron Technology, Inc. Apparatuses and methods for adjusting a path delay of a command path
US9329623B2 (en) 2012-08-22 2016-05-03 Micron Technology, Inc. Apparatuses, integrated circuits, and methods for synchronizing data signals with a command signal
JP5596097B2 (ja) * 2012-09-27 2014-09-24 アンリツ株式会社 データ通信装置及び方法
KR102061343B1 (ko) 2013-11-06 2020-02-11 에스케이하이닉스 주식회사 반도체 장치
KR102147228B1 (ko) 2014-01-23 2020-08-24 삼성전자주식회사 타겟 모듈의 라이트 레벨링을 제어하는 라이트 레벨링 제어 회로 및 그에 따른 라이트 레벨링 제어방법
US9508417B2 (en) 2014-02-20 2016-11-29 Micron Technology, Inc. Methods and apparatuses for controlling timing paths and latency based on a loop delay
US9530473B2 (en) 2014-05-22 2016-12-27 Micron Technology, Inc. Apparatuses and methods for timing provision of a command to input circuitry
KR20160029382A (ko) * 2014-09-05 2016-03-15 에스케이하이닉스 주식회사 반도체 메모리 장치
US9607672B2 (en) 2014-11-14 2017-03-28 Cavium, Inc. Managing skew in data signals with adjustable strobe
US9502099B2 (en) 2014-11-14 2016-11-22 Cavium, Inc. Managing skew in data signals with multiple modes
US9570128B2 (en) * 2014-11-14 2017-02-14 Cavium, Inc. Managing skew in data signals
US9531363B2 (en) 2015-04-28 2016-12-27 Micron Technology, Inc. Methods and apparatuses including command latency control circuit
US9813067B2 (en) 2015-06-10 2017-11-07 Micron Technology, Inc. Clock signal and supply voltage variation tracking
US9601170B1 (en) 2016-04-26 2017-03-21 Micron Technology, Inc. Apparatuses and methods for adjusting a delay of a command signal path
US9865317B2 (en) 2016-04-26 2018-01-09 Micron Technology, Inc. Methods and apparatuses including command delay adjustment circuit
US9997220B2 (en) 2016-08-22 2018-06-12 Micron Technology, Inc. Apparatuses and methods for adjusting delay of command signal path
KR102647421B1 (ko) * 2016-10-06 2024-03-14 에스케이하이닉스 주식회사 반도체장치
KR102656696B1 (ko) 2016-12-06 2024-04-12 에스케이하이닉스 주식회사 반도체장치
CN106774799A (zh) * 2016-12-08 2017-05-31 上海爱信诺航芯电子科技有限公司 一种降低Soc系统单拍峰值功耗的方法及装置
US10224938B2 (en) 2017-07-26 2019-03-05 Micron Technology, Inc. Apparatuses and methods for indirectly detecting phase variations
KR102392903B1 (ko) * 2017-10-23 2022-05-03 에스케이하이닉스 주식회사 반도체 메모리 장치 및 그의 동작 방법
KR102520259B1 (ko) * 2018-03-09 2023-04-11 에스케이하이닉스 주식회사 반도체시스템
US11061431B2 (en) * 2018-06-28 2021-07-13 Micron Technology, Inc. Data strobe multiplexer
KR20200008842A (ko) * 2018-07-17 2020-01-29 삼성전자주식회사 반도체 메모리 장치 및 반도체 메모리 장치의 동작 방법
US10937473B2 (en) * 2018-08-08 2021-03-02 Micron Technology, Inc. Clock signal drivers for read and write memory operations
EP3905247A4 (en) * 2020-01-14 2022-04-06 Changxin Memory Technologies, Inc. INTEGRATED CIRCUIT STRUCTURE AND MEMORY
US11367478B2 (en) * 2020-01-14 2022-06-21 Changxin Memory Technologies, Inc. Integrated circuit structure and memory
KR102813418B1 (ko) * 2020-04-17 2025-05-27 에스케이하이닉스 주식회사 입출력 패드를 포함하는 메모리 장치
KR102822750B1 (ko) 2020-11-09 2025-06-18 삼성전자주식회사 메모리 장치, 메모리 장치의 동작 방법 및 메모리 장치를 포함하는 메모리 시스템
US11329640B1 (en) 2021-02-18 2022-05-10 Keysight Technologies, Inc. Analog delay lines and analog readout systems
KR20220147819A (ko) * 2021-04-28 2022-11-04 삼성전자주식회사 시리얼라이저 및 이를 포함하는 메모리 장치
US11526453B1 (en) 2021-08-13 2022-12-13 Micron Technology, Inc. Apparatus including parallel pipelines and methods of manufacturing the same
US11727968B2 (en) 2021-10-13 2023-08-15 Elite Semiconductor Microelectronics Technology Inc. Method for self-calibrating tDQSCK that is skew between rising edge of memory clock signal and rising edge of DQS signal during read operation and associated signal processing circuit
TWI883951B (zh) * 2024-05-14 2025-05-11 晶豪科技股份有限公司 寫入均衡系統以及儲存裝置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5692165A (en) * 1995-09-12 1997-11-25 Micron Electronics Inc. Memory controller with low skew control signal
KR100216676B1 (ko) * 1996-06-29 1999-09-01 김영환 스트로브클럭신호 생성을 위한 장치를 갖는 동기식 반도체장치
JP2000278103A (ja) 1999-03-26 2000-10-06 Seiko Epson Corp 半導体集積回路
US6675272B2 (en) * 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
US7178048B2 (en) 2003-12-23 2007-02-13 Hewlett-Packard Development Company, L.P. System and method for signal synchronization based on plural clock signals
JP2010192030A (ja) * 2009-02-17 2010-09-02 Elpida Memory Inc 半導体記憶装置及びこれを備えるメモリモジュール、並びに、データ処理システム
JP2011108300A (ja) 2009-11-13 2011-06-02 Elpida Memory Inc 半導体装置及びその制御方法並びに半導体装置を備えたデータ処理システム

Similar Documents

Publication Publication Date Title
JP2013118033A5 (enrdf_load_stackoverflow)
JP4924223B2 (ja) 半導体装置
CN101977037B (zh) 脉冲时钟产生电路、集成电路与产生脉冲时钟信号的方法
US10587253B1 (en) Ring oscillator-based programmable delay line
US9294263B2 (en) Methods and systems of synchronizer selection
JP7297784B2 (ja) プログラマブル制御回路を用いた選択的なクロック信号の提供
JP4343073B2 (ja) 半導体装置
US10320386B1 (en) Programmable pipeline interface circuit
JP6602849B2 (ja) プログラマブル遅延回路ブロック
US10256823B2 (en) Clock generation circuit
KR20160076214A (ko) 반도체 장치
KR101747885B1 (ko) 시프트 회로
TWI522773B (zh) 跨域啓動方法及電子裝置
KR102058666B1 (ko) 펄스 신호 생성 회로 및 그의 동작 방법
KR102256556B1 (ko) 반도체 장치 및 그를 포함하는 반도체 시스템
CN103197197B (zh) 用于开路检测的极低功耗数字化电路结构及其检测方法
KR101891165B1 (ko) 리셋 신호 생성장치
US20050146385A1 (en) Power-on reset circuit
CN101295970B (zh) 触发器与移位寄存器
JP5578095B2 (ja) 半導体装置
CN105577174A (zh) 相位检测器
JP5228525B2 (ja) 記憶素子
KR20150110672A (ko) 메모리 디바이스에 대한 전력 관리
TWI459401B (zh) 應用於一記憶體電路內複數個記憶區塊的栓鎖系統
Howard et al. Investigation and comparison of bus alternatives for asynchronous circuits