JP2011511395A - 電子回路において歩留りを向上させるための方法及び装置 - Google Patents
電子回路において歩留りを向上させるための方法及び装置 Download PDFInfo
- Publication number
- JP2011511395A JP2011511395A JP2010544941A JP2010544941A JP2011511395A JP 2011511395 A JP2011511395 A JP 2011511395A JP 2010544941 A JP2010544941 A JP 2010544941A JP 2010544941 A JP2010544941 A JP 2010544941A JP 2011511395 A JP2011511395 A JP 2011511395A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- voltage level
- memory
- voltage
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 32
- 230000015654 memory Effects 0.000 claims abstract description 226
- 230000006870 function Effects 0.000 claims description 10
- 238000012360 testing method Methods 0.000 description 14
- 238000010586 diagram Methods 0.000 description 12
- 238000012545 processing Methods 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 8
- 238000012546 transfer Methods 0.000 description 7
- 235000012431 wafers Nutrition 0.000 description 6
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000010998 test method Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000005055 memory storage Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 235000019800 disodium phosphate Nutrition 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Static Random-Access Memory (AREA)
- Power Sources (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2008/052454 WO2009096957A1 (en) | 2008-01-30 | 2008-01-30 | Method and apparatus for increasing yeild in an electronic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2011511395A true JP2011511395A (ja) | 2011-04-07 |
| JP2011511395A5 JP2011511395A5 (https=) | 2011-05-19 |
Family
ID=39705034
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010544941A Pending JP2011511395A (ja) | 2008-01-30 | 2008-01-30 | 電子回路において歩留りを向上させるための方法及び装置 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7940594B2 (https=) |
| EP (1) | EP2240936A1 (https=) |
| JP (1) | JP2011511395A (https=) |
| KR (1) | KR20100121475A (https=) |
| CN (1) | CN101874272B (https=) |
| TW (1) | TWI479500B (https=) |
| WO (1) | WO2009096957A1 (https=) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011511395A (ja) | 2008-01-30 | 2011-04-07 | アギア システムズ インコーポレーテッド | 電子回路において歩留りを向上させるための方法及び装置 |
| US8390146B2 (en) * | 2008-02-27 | 2013-03-05 | Panasonic Corporation | Semiconductor integrated circuit and various devices provided with the same |
| DE202009007395U1 (de) * | 2009-05-19 | 2009-08-20 | Balluff Gmbh | Stromversorgungs-Anschlussvorrichtung für ein parametrierbares elektrisches Gerät |
| CN102468650B (zh) * | 2010-11-18 | 2015-07-08 | 英业达股份有限公司 | 多电源供电装置 |
| TWI492471B (zh) * | 2010-12-20 | 2015-07-11 | 英業達股份有限公司 | 多電源供電裝置 |
| US9786385B2 (en) * | 2015-03-02 | 2017-10-10 | Oracle International Corporation | Memory power selection using local voltage regulators |
| US10664035B2 (en) * | 2017-08-31 | 2020-05-26 | Qualcomm Incorporated | Reconfigurable power delivery networks |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10214122A (ja) * | 1996-11-27 | 1998-08-11 | Yamaha Corp | 降圧回路および集積回路 |
| JP2008251603A (ja) * | 2007-03-29 | 2008-10-16 | Toshiba Corp | 半導体集積回路 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10261946A (ja) * | 1997-03-19 | 1998-09-29 | Mitsubishi Electric Corp | 半導体集積回路 |
| JP2003132683A (ja) * | 2001-10-23 | 2003-05-09 | Hitachi Ltd | 半導体装置 |
| US20030076729A1 (en) * | 2001-10-24 | 2003-04-24 | Fetzer Eric S. | Method and apparatus for reducing average power and increasing cache performance by modulating power supplies |
| KR100488544B1 (ko) * | 2002-11-11 | 2005-05-11 | 삼성전자주식회사 | 반도체 메모리장치의 블록선택정보를 이용한 뱅크전압제어장치 및 그 제어방법 |
| US7456525B2 (en) * | 2004-07-09 | 2008-11-25 | Honeywell International Inc. | Multi-output power supply device for power sequencing |
| JP2006228277A (ja) * | 2005-02-15 | 2006-08-31 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| US7236396B2 (en) * | 2005-06-30 | 2007-06-26 | Texas Instruments Incorporated | Area efficient implementation of small blocks in an SRAM array |
| ITVA20060081A1 (it) * | 2006-12-22 | 2008-06-23 | St Microelectronics Srl | Riduzione del consumo da parte di un sistema elettronico integrato comprendente distinte risorse statiche ad accesso casuale di memorizzazione dati |
| JP2011511395A (ja) | 2008-01-30 | 2011-04-07 | アギア システムズ インコーポレーテッド | 電子回路において歩留りを向上させるための方法及び装置 |
-
2008
- 2008-01-30 JP JP2010544941A patent/JP2011511395A/ja active Pending
- 2008-01-30 EP EP08728555A patent/EP2240936A1/en not_active Withdrawn
- 2008-01-30 US US12/295,518 patent/US7940594B2/en not_active Expired - Fee Related
- 2008-01-30 KR KR1020107017220A patent/KR20100121475A/ko not_active Ceased
- 2008-01-30 CN CN2008801175383A patent/CN101874272B/zh not_active Expired - Fee Related
- 2008-01-30 WO PCT/US2008/052454 patent/WO2009096957A1/en not_active Ceased
- 2008-03-07 TW TW097108209A patent/TWI479500B/zh not_active IP Right Cessation
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10214122A (ja) * | 1996-11-27 | 1998-08-11 | Yamaha Corp | 降圧回路および集積回路 |
| JP2008251603A (ja) * | 2007-03-29 | 2008-10-16 | Toshiba Corp | 半導体集積回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI479500B (zh) | 2015-04-01 |
| CN101874272B (zh) | 2013-08-14 |
| WO2009096957A1 (en) | 2009-08-06 |
| CN101874272A (zh) | 2010-10-27 |
| US7940594B2 (en) | 2011-05-10 |
| KR20100121475A (ko) | 2010-11-17 |
| TW200933642A (en) | 2009-08-01 |
| US20100238751A1 (en) | 2010-09-23 |
| EP2240936A1 (en) | 2010-10-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8023348B2 (en) | Method and apparatus for testing a memory device | |
| US7872929B2 (en) | Accessing memory cells in a memory circuit | |
| US11688486B2 (en) | Retention voltage management for a volatile memory | |
| JP2011511395A (ja) | 電子回路において歩留りを向上させるための方法及び装置 | |
| US20060294443A1 (en) | On-chip address generation | |
| CN108962333B (zh) | 包括电源门控电路的半导体装置及其修复方法 | |
| US9721626B2 (en) | Built-in test circuit of semiconductor apparatus | |
| US11423964B2 (en) | Memory device having an enhanced ESD protection and a secure access from a testing machine | |
| US20180233215A1 (en) | Semiconductor test device and semiconductor test method | |
| US11047908B2 (en) | Device and methods for reducing peak noise and peak power consumption in semiconductor devices under test | |
| US9620243B2 (en) | Test system simultaneously testing semiconductor devices | |
| US7642803B2 (en) | Address pin reduction mode circuit with parallel input for semiconductor memory device and test method using the same | |
| US20050015654A1 (en) | Circuits and methods for repairing defects in memory devices | |
| US7880492B2 (en) | Integrated circuits with programmable well biasing | |
| US7421629B2 (en) | Semi-conductor component test device, in particular data buffer component with semi-conductor component test device, as well as semi-conductor component test procedure | |
| JP2022044114A (ja) | 半導体集積回路およびその試験方法 | |
| KR20080106323A (ko) | 전원 테스트 구조 | |
| KR102221417B1 (ko) | 반도체 장치의 빌트 인 테스트 회로 | |
| KR100671752B1 (ko) | 반도체 메모리 장치의 웨이퍼 번인 테스트 전류 생성 방법및 이를 이용한 반도체 장치. | |
| KR100916009B1 (ko) | 반도체 메모리 장치의 테스트 회로 및 테스트 방법 | |
| US8836360B2 (en) | Semiconductor device including integrated circuit | |
| JP2002222922A (ja) | 半導体記憶装置 | |
| KR19990065216A (ko) | 향상된 특성을 갖는 반도체 메모리 장치 | |
| KR20030006229A (ko) | 번-인 테스트 모드를 갖는 반도체 메모리 장치 | |
| US20080008016A1 (en) | Semiconductor memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120127 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20120710 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121218 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121220 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130319 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130327 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130620 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130827 |