JP2011003758A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2011003758A5 JP2011003758A5 JP2009146016A JP2009146016A JP2011003758A5 JP 2011003758 A5 JP2011003758 A5 JP 2011003758A5 JP 2009146016 A JP2009146016 A JP 2009146016A JP 2009146016 A JP2009146016 A JP 2009146016A JP 2011003758 A5 JP2011003758 A5 JP 2011003758A5
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- forming
- wiring pattern
- reinforcing plate
- insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000011347 resin Substances 0.000 claims description 46
- 229920005989 resin Polymers 0.000 claims description 46
- 239000004065 semiconductor Substances 0.000 claims description 39
- 230000003014 reinforcing effect Effects 0.000 claims description 27
- 239000000463 material Substances 0.000 claims description 25
- 239000000758 substrate Substances 0.000 claims description 15
- 230000000149 penetrating effect Effects 0.000 claims description 8
- 238000003825 pressing Methods 0.000 claims description 8
- 238000005520 cutting process Methods 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 4
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 235000014121 butter Nutrition 0.000 claims description 2
- 238000010438 heat treatment Methods 0.000 claims description 2
- 238000002360 preparation method Methods 0.000 claims description 2
- 238000007789 sealing Methods 0.000 claims description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
- 229910052710 silicon Inorganic materials 0.000 claims 1
- 239000010703 silicon Substances 0.000 claims 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009146016A JP5280945B2 (ja) | 2009-06-19 | 2009-06-19 | 半導体装置及びその製造方法 |
| US12/793,732 US8564116B2 (en) | 2009-06-19 | 2010-06-04 | Semiconductor device with reinforcement plate and method of forming same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009146016A JP5280945B2 (ja) | 2009-06-19 | 2009-06-19 | 半導体装置及びその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2011003758A JP2011003758A (ja) | 2011-01-06 |
| JP2011003758A5 true JP2011003758A5 (enExample) | 2012-07-19 |
| JP5280945B2 JP5280945B2 (ja) | 2013-09-04 |
Family
ID=43353547
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009146016A Active JP5280945B2 (ja) | 2009-06-19 | 2009-06-19 | 半導体装置及びその製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8564116B2 (enExample) |
| JP (1) | JP5280945B2 (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5644242B2 (ja) * | 2009-09-09 | 2014-12-24 | 大日本印刷株式会社 | 貫通電極基板及びその製造方法 |
| JP2012134270A (ja) * | 2010-12-21 | 2012-07-12 | Shinko Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JP2013004576A (ja) * | 2011-06-13 | 2013-01-07 | Shinko Electric Ind Co Ltd | 半導体装置 |
| JP5357241B2 (ja) * | 2011-08-10 | 2013-12-04 | 新光電気工業株式会社 | 半導体装置及び半導体装置の製造方法 |
| US8780576B2 (en) * | 2011-09-14 | 2014-07-15 | Invensas Corporation | Low CTE interposer |
| JP6062254B2 (ja) * | 2013-01-15 | 2017-01-18 | 株式会社ディスコ | ウエーハの加工方法 |
| US9685414B2 (en) | 2013-06-26 | 2017-06-20 | Intel Corporation | Package assembly for embedded die and associated techniques and configurations |
| KR101862004B1 (ko) * | 2016-02-24 | 2018-05-29 | 주식회사 에스에프에이반도체 | 임베디드 몰드형 코어리스 기판 제조방법 |
| WO2018097409A1 (ko) * | 2016-11-28 | 2018-05-31 | 주식회사 네패스 | 절연 프레임을 이용하여 제조된 반도체 패키지 및 이의 제조방법 |
| KR20190075647A (ko) * | 2017-12-21 | 2019-07-01 | 삼성전자주식회사 | 팬-아웃 반도체 패키지 |
| KR102840201B1 (ko) | 2020-03-02 | 2025-07-31 | 삼성전자주식회사 | 반도체 패키지 |
| CN114582828B (zh) * | 2020-11-30 | 2025-02-07 | 华为技术有限公司 | 封装基板及通信设备 |
| US12394720B2 (en) * | 2022-08-16 | 2025-08-19 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor package including reinforcement structure and methods of forming the same |
| CN119073008A (zh) * | 2022-09-02 | 2024-12-03 | 株式会社力森诺科 | 制造电子零件装置的方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6020629A (en) * | 1998-06-05 | 2000-02-01 | Micron Technology, Inc. | Stacked semiconductor package and method of fabrication |
| JP3792445B2 (ja) * | 1999-03-30 | 2006-07-05 | 日本特殊陶業株式会社 | コンデンサ付属配線基板 |
| US6271469B1 (en) * | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
| JP4361670B2 (ja) * | 2000-08-02 | 2009-11-11 | 富士通マイクロエレクトロニクス株式会社 | 半導体素子積層体、半導体素子積層体の製造方法、及び半導体装置 |
| JP3861669B2 (ja) * | 2001-11-22 | 2006-12-20 | ソニー株式会社 | マルチチップ回路モジュールの製造方法 |
| JP4418907B2 (ja) | 2003-07-30 | 2010-02-24 | 学校法人東京電機大学 | 限流器 |
| JP4214969B2 (ja) * | 2004-08-16 | 2009-01-28 | 沖電気工業株式会社 | 半導体装置の製造方法 |
| US8101868B2 (en) * | 2005-10-14 | 2012-01-24 | Ibiden Co., Ltd. | Multilayered printed circuit board and method for manufacturing the same |
| KR100851072B1 (ko) * | 2007-03-02 | 2008-08-12 | 삼성전기주식회사 | 전자 패키지 및 그 제조방법 |
| TWI328423B (en) * | 2007-09-14 | 2010-08-01 | Unimicron Technology Corp | Circuit board structure having heat-dissipating structure |
-
2009
- 2009-06-19 JP JP2009146016A patent/JP5280945B2/ja active Active
-
2010
- 2010-06-04 US US12/793,732 patent/US8564116B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2011003758A5 (enExample) | ||
| JP2010287874A5 (enExample) | ||
| US8564116B2 (en) | Semiconductor device with reinforcement plate and method of forming same | |
| JP2010245259A5 (enExample) | ||
| JP2009176791A5 (enExample) | ||
| JP2011258772A5 (enExample) | ||
| US8211754B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP2009130104A5 (enExample) | ||
| JP2010251395A5 (enExample) | ||
| JP2011009686A5 (enExample) | ||
| JP5289832B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| CN103311222B (zh) | 半导体封装件及其形成方法 | |
| JP2008305937A5 (enExample) | ||
| JP2010219121A5 (ja) | 半導体装置及びその製造方法、電子装置 | |
| JP2014049477A5 (enExample) | ||
| JP2014239187A5 (enExample) | ||
| JP2010205877A (ja) | 半導体装置の製造方法、半導体装置及び電子装置 | |
| JP2010087221A5 (enExample) | ||
| JP2018125349A5 (enExample) | ||
| JP2010118589A5 (ja) | 電子部品内蔵配線基板の製造方法、電子部品内蔵配線基板及び半導体装置 | |
| JP2009076497A5 (enExample) | ||
| TW201611202A (zh) | 半導體封裝件及其製法 | |
| TW201208013A (en) | Semiconductor package and manufacturing method thereof | |
| JP2016178247A5 (enExample) | ||
| TW201401459A (zh) | 半導體裝置之製造方法及半導體裝置 |