JP2010206058A5 - - Google Patents

Download PDF

Info

Publication number
JP2010206058A5
JP2010206058A5 JP2009051668A JP2009051668A JP2010206058A5 JP 2010206058 A5 JP2010206058 A5 JP 2010206058A5 JP 2009051668 A JP2009051668 A JP 2009051668A JP 2009051668 A JP2009051668 A JP 2009051668A JP 2010206058 A5 JP2010206058 A5 JP 2010206058A5
Authority
JP
Japan
Prior art keywords
wafer
back surface
etching chamber
buried wiring
wafer stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009051668A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010206058A (ja
JP5465897B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2009051668A priority Critical patent/JP5465897B2/ja
Priority claimed from JP2009051668A external-priority patent/JP5465897B2/ja
Priority to US12/716,928 priority patent/US8236681B2/en
Publication of JP2010206058A publication Critical patent/JP2010206058A/ja
Publication of JP2010206058A5 publication Critical patent/JP2010206058A5/ja
Application granted granted Critical
Publication of JP5465897B2 publication Critical patent/JP5465897B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009051668A 2009-03-05 2009-03-05 半導体集積回路装置の製造方法 Expired - Fee Related JP5465897B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009051668A JP5465897B2 (ja) 2009-03-05 2009-03-05 半導体集積回路装置の製造方法
US12/716,928 US8236681B2 (en) 2009-03-05 2010-03-03 Manufacturing method of semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009051668A JP5465897B2 (ja) 2009-03-05 2009-03-05 半導体集積回路装置の製造方法

Publications (3)

Publication Number Publication Date
JP2010206058A JP2010206058A (ja) 2010-09-16
JP2010206058A5 true JP2010206058A5 (enExample) 2012-03-29
JP5465897B2 JP5465897B2 (ja) 2014-04-09

Family

ID=42678638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009051668A Expired - Fee Related JP5465897B2 (ja) 2009-03-05 2009-03-05 半導体集積回路装置の製造方法

Country Status (2)

Country Link
US (1) US8236681B2 (enExample)
JP (1) JP5465897B2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2960700B1 (fr) * 2010-06-01 2012-05-18 Commissariat Energie Atomique Procede de lithographie pour la realisation de reseaux de conducteurs relies par des vias
US9887160B2 (en) 2015-09-24 2018-02-06 International Business Machines Corporation Multiple pre-clean processes for interconnect fabrication
KR102616489B1 (ko) 2016-10-11 2023-12-20 삼성전자주식회사 반도체 장치 제조 방법
CN109148356A (zh) * 2017-06-15 2019-01-04 中芯国际集成电路制造(上海)有限公司 半导体结构及其形成方法
US12087692B2 (en) * 2017-09-28 2024-09-10 Taiwan Semiconductor Manufacturing Co., Ltd. Hardened interlayer dielectric layer
CN112233977A (zh) * 2020-10-15 2021-01-15 广州粤芯半导体技术有限公司 一种改善晶格损伤的方法
US11990430B2 (en) * 2021-01-28 2024-05-21 Taiwan Semiconductor Manufacturing Co., Ltd. Bonding structures of integrated circuit devices and method forming the same
CN114400234B (zh) * 2021-12-17 2025-02-25 武汉新芯集成电路股份有限公司 背照式影像传感器芯片及其制作方法
TWI879358B (zh) * 2023-12-29 2025-04-01 慧隆科技股份有限公司 先進半導體裝置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4207285B2 (ja) * 1999-02-10 2009-01-14 ソニー株式会社 半導体装置の製造方法
JP5165817B2 (ja) * 2000-03-31 2013-03-21 ラム リサーチ コーポレーション 静電チャック及びその製造方法
JP2002134489A (ja) * 2000-10-25 2002-05-10 Tokyo Electron Ltd 基板除電方法、気相堆積装置、半導体装置の製造方法
JP4493863B2 (ja) * 2001-01-25 2010-06-30 東京エレクトロン株式会社 プラズマ処理装置およびそのクリーニング方法および静電チャックの除電方法
JP2004014868A (ja) * 2002-06-07 2004-01-15 Tokyo Electron Ltd 静電チャック及び処理装置
JP2004247675A (ja) * 2003-02-17 2004-09-02 Renesas Technology Corp 半導体装置の製造方法
JP2005116801A (ja) * 2003-10-08 2005-04-28 Toshiba Corp 半導体装置の製造方法
US7094705B2 (en) * 2004-01-20 2006-08-22 Taiwan Semiconductor Manufacturing Co., Ltd. Multi-step plasma treatment method to improve CU interconnect electrical performance
JP2006165189A (ja) * 2004-12-06 2006-06-22 Nec Electronics Corp 半導体装置の製造方法
JP2007115839A (ja) * 2005-10-19 2007-05-10 Matsushita Electric Ind Co Ltd 半導体装置の製造方法及びプラズマ処理装置
JP2007258636A (ja) * 2006-03-27 2007-10-04 Matsushita Electric Ind Co Ltd ドライエッチング方法およびその装置
JP5233097B2 (ja) * 2006-08-15 2013-07-10 東京エレクトロン株式会社 基板処理方法、基板処理装置及び記憶媒体
US7700479B2 (en) * 2006-11-06 2010-04-20 Taiwan Semiconductor Manufacturing Company, Ltd. Cleaning processes in the formation of integrated circuit interconnect structures
WO2009023100A2 (en) * 2007-08-14 2009-02-19 Skyworks Solutions, Inc. Method for forming a multi-layer electrode underlying a piezoelectric layer and related structure

Similar Documents

Publication Publication Date Title
JP2010206058A5 (enExample)
JP2010206057A5 (enExample)
JP2007311584A5 (enExample)
JP2009111375A5 (enExample)
JP2012114148A5 (enExample)
JP2010534935A5 (enExample)
JP2010245334A5 (enExample)
JP2010251632A5 (enExample)
JP2010267899A5 (enExample)
JP2011176095A5 (enExample)
JP2004179649A5 (enExample)
JP2011097029A5 (enExample)
CN101540295B (zh) 一种tsv通孔的绝缘层的制备方法
WO2007126482A3 (en) Methods for forming thin oxide layers on semiconductor wafers
WO2009004889A1 (ja) 薄膜シリコンウェーハ及びその作製法
JP2010251724A5 (enExample)
CN105575891B (zh) 半导体装置的制造方法
WO2009011303A1 (ja) Ｓｉ層凝集抑制方法、半導体装置の製造方法及び真空処理装置
JP2010109356A5 (enExample)
CN103928389A (zh) 半导体结构的形成方法
JP2009194194A (ja) プラズマ処理方法
JP2014187248A (ja) 半導体装置の製造方法
WO2015062331A1 (zh) 一种修复超低介电常数薄膜侧壁损伤的方法
WO2008139898A1 (ja) 半導体装置の製造方法および半導体装置
CN104681404A (zh) 接触孔的制作方法和半导体器件的湿法清洗方法