JP2009290859A - デューティサイクル補正回路及び方法 - Google Patents

デューティサイクル補正回路及び方法 Download PDF

Info

Publication number
JP2009290859A
JP2009290859A JP2009045778A JP2009045778A JP2009290859A JP 2009290859 A JP2009290859 A JP 2009290859A JP 2009045778 A JP2009045778 A JP 2009045778A JP 2009045778 A JP2009045778 A JP 2009045778A JP 2009290859 A JP2009290859 A JP 2009290859A
Authority
JP
Japan
Prior art keywords
pull
control signal
signal
bit
driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009045778A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009290859A5 (enExample
Inventor
Won Joo Yun
元 柱 尹
Hyun-Woo Lee
鉉 雨 李
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Publication of JP2009290859A publication Critical patent/JP2009290859A/ja
Publication of JP2009290859A5 publication Critical patent/JP2009290859A5/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dram (AREA)
  • Electronic Switches (AREA)
  • Pulse Circuits (AREA)
  • Logic Circuits (AREA)
  • Dc-Dc Converters (AREA)
JP2009045778A 2008-05-30 2009-02-27 デューティサイクル補正回路及び方法 Pending JP2009290859A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020080051064A KR100945797B1 (ko) 2008-05-30 2008-05-30 듀티 사이클 보정 회로 및 방법

Publications (2)

Publication Number Publication Date
JP2009290859A true JP2009290859A (ja) 2009-12-10
JP2009290859A5 JP2009290859A5 (enExample) 2012-04-12

Family

ID=41379033

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009045778A Pending JP2009290859A (ja) 2008-05-30 2009-02-27 デューティサイクル補正回路及び方法

Country Status (5)

Country Link
US (1) US8228104B2 (enExample)
JP (1) JP2009290859A (enExample)
KR (1) KR100945797B1 (enExample)
CN (1) CN101594129B (enExample)
TW (1) TW200949853A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014216875A (ja) * 2013-04-26 2014-11-17 富士通セミコンダクター株式会社 バッファ回路及び半導体集積回路
WO2014203775A1 (ja) * 2013-06-17 2014-12-24 ピーエスフォー ルクスコ エスエイアールエル 半導体装置
JP2015530820A (ja) * 2012-08-29 2015-10-15 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ クロック信号を調整するシステムおよび方法

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100940836B1 (ko) * 2008-06-04 2010-02-04 주식회사 하이닉스반도체 반도체 메모리 장치의 듀티 싸이클 보정 회로
KR100933805B1 (ko) * 2008-06-30 2009-12-24 주식회사 하이닉스반도체 듀티비 보정회로 및 그를 포함하는 지연고정루프회로
KR100956785B1 (ko) * 2008-10-31 2010-05-12 주식회사 하이닉스반도체 Ｄｌｌ 회로 및 그 제어 방법
KR101068572B1 (ko) * 2010-07-06 2011-10-04 주식회사 하이닉스반도체 듀티 보정 회로
KR101239709B1 (ko) * 2010-10-29 2013-03-06 에스케이하이닉스 주식회사 반도체 메모리 장치의 듀티 사이클 보정 회로
KR20120127922A (ko) * 2011-05-16 2012-11-26 에스케이하이닉스 주식회사 듀티 보정 회로
US8664992B2 (en) * 2012-01-03 2014-03-04 Nanya Technology Corp. Duty cycle controlling circuit, duty cycle adjusting cell, and dutycycle detecting circuit
US9484894B2 (en) 2012-07-09 2016-11-01 International Business Machines Corporation Self-adjusting duty cycle tuner
KR20140120101A (ko) * 2013-04-02 2014-10-13 에스케이하이닉스 주식회사 데이터송신회로
US9071231B2 (en) * 2013-12-02 2015-06-30 Micron Technology, Inc. Apparatuses and methods for duty cycle adjustments
DE102014218010A1 (de) * 2014-09-09 2016-03-10 Robert Bosch Gmbh Vorrichtung und Verfahren zum Erzeugen eines Signals mit einem einstellbaren Tastverhältnis
CN106330143B (zh) * 2016-08-30 2019-03-12 灿芯半导体(上海)有限公司 占空比校准电路
KR102025013B1 (ko) * 2017-12-01 2019-09-25 한양대학교 산학협력단 제어 코드를 이용한 듀티 사이클 보정 시스템 및 방법
US11189334B2 (en) * 2018-11-21 2021-11-30 Micron Technology, Inc. Apparatuses and methods for a multi-bit duty cycle monitor
CN118629454A (zh) * 2023-03-03 2024-09-10 长鑫存储技术有限公司 控制电路及存储器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004242317A (ja) * 2003-02-04 2004-08-26 Samsung Electronics Co Ltd クロックのデューティサイクルを調整できる周波数逓倍器及び逓倍方法
JP2005136949A (ja) * 2003-10-29 2005-05-26 Hynix Semiconductor Inc デューティ補正電圧発生回路及びデューティ補正電圧発生方法
JP2007228589A (ja) * 2006-02-22 2007-09-06 Hynix Semiconductor Inc 遅延固定ループ装置
JP2008059741A (ja) * 2006-08-31 2008-03-13 Hynix Semiconductor Inc 半導体メモリ装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3592386B2 (ja) 1994-11-22 2004-11-24 株式会社ルネサステクノロジ 同期型半導体記憶装置
US6895522B2 (en) 2001-03-15 2005-05-17 Micron Technology, Inc. Method and apparatus for compensating duty cycle distortion in a data output signal from a memory device by delaying and distorting a reference clock
US6940328B2 (en) * 2002-08-28 2005-09-06 Micron Technology, Inc. Methods and apparatus for duty cycle control
US6967514B2 (en) * 2002-10-21 2005-11-22 Rambus, Inc. Method and apparatus for digital duty cycle adjustment
KR100560660B1 (ko) 2003-03-28 2006-03-16 삼성전자주식회사 듀티 사이클 보정을 위한 장치 및 방법
KR100545148B1 (ko) * 2003-12-09 2006-01-26 삼성전자주식회사 듀티 사이클 보정회로 및 그것을 사용한 지연동기루프회로 및듀티 사이클 보정방법
JP2006065922A (ja) 2004-08-25 2006-03-09 Toshiba Corp 半導体記憶装置
KR100604914B1 (ko) 2004-10-28 2006-07-28 삼성전자주식회사 반전 록킹 스킴에 따른 지연 동기 루프의 듀티 싸이클보정 회로 및 방법
JP4963802B2 (ja) 2005-06-28 2012-06-27 ローム株式会社 電流制御回路、ｌｅｄ電流制御装置および発光装置
US7322001B2 (en) * 2005-10-04 2008-01-22 International Business Machines Corporation Apparatus and method for automatically self-calibrating a duty cycle circuit for maximum chip performance
KR100857436B1 (ko) * 2007-01-24 2008-09-10 주식회사 하이닉스반도체 Ｄｌｌ 회로 및 그 제어 방법
KR100892635B1 (ko) * 2007-04-12 2009-04-09 주식회사 하이닉스반도체 듀티 사이클 보정 회로
KR100897254B1 (ko) * 2007-04-12 2009-05-14 주식회사 하이닉스반도체 듀티 사이클 보정 회로 및 방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004242317A (ja) * 2003-02-04 2004-08-26 Samsung Electronics Co Ltd クロックのデューティサイクルを調整できる周波数逓倍器及び逓倍方法
JP2005136949A (ja) * 2003-10-29 2005-05-26 Hynix Semiconductor Inc デューティ補正電圧発生回路及びデューティ補正電圧発生方法
JP2007228589A (ja) * 2006-02-22 2007-09-06 Hynix Semiconductor Inc 遅延固定ループ装置
JP2008059741A (ja) * 2006-08-31 2008-03-13 Hynix Semiconductor Inc 半導体メモリ装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015530820A (ja) * 2012-08-29 2015-10-15 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ クロック信号を調整するシステムおよび方法
JP2014216875A (ja) * 2013-04-26 2014-11-17 富士通セミコンダクター株式会社 バッファ回路及び半導体集積回路
WO2014203775A1 (ja) * 2013-06-17 2014-12-24 ピーエスフォー ルクスコ エスエイアールエル 半導体装置

Also Published As

Publication number Publication date
US20090295446A1 (en) 2009-12-03
CN101594129A (zh) 2009-12-02
TW200949853A (en) 2009-12-01
CN101594129B (zh) 2012-12-12
KR20090124706A (ko) 2009-12-03
US8228104B2 (en) 2012-07-24
KR100945797B1 (ko) 2010-03-08

Similar Documents

Publication Publication Date Title
JP2009290859A (ja) デューティサイクル補正回路及び方法
KR101068572B1 (ko) 듀티 보정 회로
KR100956785B1 (ko) Ｄｌｌ 회로 및 그 제어 방법
JP5047736B2 (ja) Ｄｌｌ回路及びその制御方法
US7015739B2 (en) Integrated circuit devices having duty cycle correction circuits that receive control signals over first and second separate paths and methods of operating the same
KR101027679B1 (ko) Ｄｌｌ 회로
US10090828B2 (en) Duty-cycle correction circuit and method
US7737746B2 (en) DLL circuit and method of controlling the same
US7782106B2 (en) Circuit and method for correcting duty cycle
US20090168552A1 (en) Semiconductor memory device and method for operating the same
JP2009141955A (ja) Ｄｌｌ回路およびその制御方法
US6222476B1 (en) Architecture to reduce errors due to metastability in analog to digital converters
US8513996B2 (en) Semiconductor memory apparatus and method for correcting duty thereof
JP5448441B2 (ja) Ｄｌｌ回路及びこれを備える半導体装置、並びに、データ処理システム
JP3574410B2 (ja) 電圧変換回路及びこれを備えた半導体集積回路装置
US20090289680A1 (en) Semiconductor device
JP2009171573A (ja) Ｄｌｌ回路およびその制御方法
US12183427B1 (en) System and method for write clock double data rate duty cycle correction
KR100915820B1 (ko) 펄스 발생 회로 및 이를 포함하는 듀티 사이클 보정 장치
JP2000188540A (ja) クロック発生回路
CN102088286B (zh) 延迟锁定回路及相关方法
JP4514272B2 (ja) デジタルデータ処理回路
TWI273772B (en) Data-sampling strobe signal generator and input buffer using the same
US10790834B2 (en) Semiconductor device
JP4510052B2 (ja) 半導体集積回路装置及びデューティ制御方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120227

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120227

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120516

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130207

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20130627